

RL-TR-95-219
Final Technical Report
November 1995



ELECTROMAGNETIC ENVIRONMENTAL EFFECTS MODELING OF ADVANCED PACKAGED MODULES

Stanford Research Institute, Inc.

Daniel J. Kenneally

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.

19960227 077

**Rome Laboratory
Air Force Materiel Command
Rome, New York**

This report has been reviewed by the Rome Laboratory Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be releasable to the general public, including foreign nations.

RL-TR-95- 219 has been reviewed and is approved for publication.

APPROVED:



MICHAEL F. SEIFERT
Project Engineer

FOR THE COMMANDER:



JOHN J. BART
Chief Scientist, Reliability Sciences
Electromagnetics & Reliability Directorate

If your address has changed or if you wish to be removed from the Rome Laboratory mailing list, or if the addressee is no longer employed by your organization, please notify Rome Laboratory/ (ERST), Rome NY 13441. This will assist us in maintaining a current mailing list.

Do not return copies of this report unless contractual obligations or notices on a specific document require that it be returned.

REPORT DOCUMENTATION PAGE

Form Approved
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

1. AGENCY USE ONLY (Leave Blank)		2. REPORT DATE November 1995	3. REPORT TYPE AND DATES COVERED Final Dec 92 - Aug 94
4. TITLE AND SUBTITLE ELECTROMAGNETIC ENVIRONMENTAL EFFECTS MODELING OF ADVANCED PACKAGED MODULES		5. FUNDING NUMBERS C - F30602-91-D-0001, Task 17 PE - 62702F PR - 2338 TA - 03 WU - P6	
6. AUTHOR(S) Daniel J. Kenneally*		8. PERFORMING ORGANIZATION REPORT NUMBER N/A	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Stanford Research Institute, Inc. 333 Ravenswood Ave Menlo Park CA 94025-3493		10. SPONSORING/MONITORING AGENCY REPORT NUMBER RL-TR-95-219	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Rome Laboratory/ERST 525 Brooks Rd Rome NY 13441-4505			
11. SUPPLEMENTARY NOTES Rome Laboratory Project Engineer: Michael F. Seifert/ERST/(315) 330-7642 *Daniel J. Kenneally was an independent consultant to SRI.			
12a. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited.		12b. DISTRIBUTION CODE	
13. ABSTRACT (Maximum 200 words) This report presents the results of an investigation of electromagnetic effects in boundary scan and other scan test structures embedded as test access ports (TAPs). The TAPs and test scan structures of interest in this study are those used in contemporary ICs and advanced packaged MCMs to enhance testability. This effort addresses the susceptibility issues associated with embedding boundary scan test circuits in MCMs, and its effect on the latent electromagnetic susceptibility of its host linear and digital circuits.			
14. SUBJECT TERMS MCMs, TAPs, Electromagnetic susceptibility		15. NUMBER OF PAGES 84	
		16. PRICE CODE	
17. SECURITY CLASSIFICATION OF REPORT UNCLASSIFIED	18. SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED	19. SECURITY CLASSIFICATION OF ABSTRACT UNCLASSIFIED	20. LIMITATION OF ABSTRACT UL

ACKNOWLEDGMENTS

A special thanks to the Electromagnetic Systems Division of the Rome Laboratory. Especially, Michael Seifert and John Cleary who provided valued modeling assistance and guidance; and Carmen Luvera (Division Chief) for identifying the need and benefits of susceptibility assessments of electromagnetic effects in advanced packaged modules; and James Wasielewski (Manager, Rome Laboratory Expert Science and Engineering Office) for his help and patience with program details; and, finally, Ms Ilana Weaver of the Rome Laboratory Technical Library for generous help and suggestions with the bibliography.

DANIEL J. KENNEALLY

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
Acknowledgments.....	i
Table of Contents.....	ii
Program Objectives.....	iii/iv
Summary.....	v
I. Introduction.....	1
II. Module Testability.....	4
III. Design for System Testability.....	7
IV. Design for IC Testability.....	11
V. Electromagnetic Environmental Effects.....	20
VI. Advanced Packaging Modeling.....	24
VII. Conclusions and Recommendation.....	34
VIII. References.....	37
IX. Bibliography.....	39
X. Glossary.....	62

OBJECTIVES

The objectives of this program are to investigate changes in circuit susceptibility to Electromagnetic Environmental Effects (EME) attendant with embedding test diagnostics circuitry as test access ports of multiport ICs and multichip modules (MCMs); and to identify CAD related, design concepts, rules, and caveats that can help to mitigate or to otherwise suppress those changes.

To support these goals, the following tasks were identified as reasonable steps necessary to develop an approach:

1. Evaluate commercial and military MCM design practices that currently use scan testability;
2. Investigate contemporary models of boundary scan (BS) test cells which are used in TAPS to enhance testability;
3. Develop CAD models of selected baseline functions with and without boundary scan, TAP structures and cells;
4. Define procedures and methodology to determine changes in EME susceptibility due to added TAP structures;
5. Determine model responses due to EME waveforms at any port on host MCMs and circuits during scan diagnostics;
6. Determine sensitivity to tolerance, accuracy, centering, layout, and identify enhancement opportunities; and,
7. Verify EME modeling using an MCM beta site.

SUMMARY

Design efforts for advanced packaged, multichip modules are in early engineering development, concentrating on functional performance, reliability and testability. The Rome Laboratory recognizes that this new packaging technology offers considerable promise for advanced, improved system design concepts. Examining and evaluating these advanced packaging designs now, in order to discover, assess, and fix any unknown design susceptibilities to EME, are prudent cost effective steps in any engineering research and development cycle.

Doing early design assessments before foundry commitment of these IC designs can identify the module circuits, nodes, and interfaces which are prone or susceptible to the degrading and damaging EME stresses. It is important to do these assessments with enough lead time to find and fix the susceptibility problems while still in the design stage and certainly before the final fabrication, test, and user acceptance. This way, manufacturers can avoid the unacceptably high costs of doing a major redesign or retrofit on a module found unacceptable due to susceptibility design problems discovered in final testing.

The following conclusions and recommendations resulting from this study contribute to enhanced, robust designs for improving both electromagnetic and reliability quality of advanced packaged modules:

- EME assessments of MCMs should be done concurrent with the functional CAD to provide the functional (design) parameter data needed for the EME baseline modeling.

- EME assessments should be done concurrent with functional CAD to provide independent test, verification and validation of the baseline functional designs.
- EME assessments concurrent with functional CAD can find, identify, and characterize EME related problems.
- EME susceptibility of MCMs should be characterized early in the functional design phase in order to design and implement appropriate mitigation fixes, rules, algorithms, or caveats.
- EME assessments of advanced packaged modules which conform to IEEE Std. 1149.1 should comply with Air Force requirements for both module testability and rf assurance.
- Modeling an MCM requires lots of parameter data; formal ways to obtain these data should be defined and institutionalized in the procurement process.
- As the technology of advanced packaged modules expands and its literature grows accordingly, a design and analysis database of EME in MCM should be assembled and updated concurrently.

While today's technology of advanced packaged modules is growing so fast, its published literature is becoming equally enormous. With so many authors contributing so many results, on so many MCM related technologies, it is not surprising that an equally enormous body of MCM related reference material and terminology has evolved. For this reason, an MCM bibliography and a supporting glossary of MCM related terms are both included in this report. Both of these should prove very useful to anyone just entering the MCM field.

I. INTRODUCTION

The two most popular advanced packaged modules in current development and use are the transmit/receive (T/R) modules and multichip modules (MCM). T/R modules are used mostly in phased array, microwave antennas for performing command, control, and communications (C3) functions. These modules allow for active aperture, beam synthesis and steering agility, often with side lobes that are level and shape controllable. T/R modules also provide very compact, highly reliable, low noise rf front end receivers with much of their associated digital signal processing literally "up front". With highly reproducible and consistently good quality ICs, designed and fabricated in mature semiconductor processes, industry consensus is volume acquisitions of multichip modules will eventually drive attendant costs down considerably.

These advanced packaged, multichip modules (MCMs) are now fast becoming de facto standards for achieving high performance interconnections of very densely packed, integrated semiconductor chips. Manufacturers of digital systems first pioneered this new packaging technology and achieved very significant reductions in digital signal paths and associated parasitics. And at the same time, they achieved substantial increases in processing speed, as well as enhanced testability.

Very high performance, nanosecond computers with improved cycle time and minimum path delay are now possible using MCM packaging technology. Mixed bipolar and CMOS technologies are easily admitted with multiple, complex circuit functions sharing common substrata in very high density MCM packaging. Like T/R

modules, the industry consensus is that volume acquisitions of these modules will also drive their respective costs down.

While promising higher reliability and lower costs, modules must perform in many hostile environments which are spectrally dense and potentially degrading. These are the electromagnetic environments where unwanted, extraneous spectra penetrate into intended and unintended ports. The resulting effects (EME) are almost always degrading to performance functions of the victim systems, modules and circuits and, sometimes even fatal. Upset, waveform distortion, degraded SNR, digital latch-up, stuck-ats, control errors, timing skew, and permanent device damage occur in unprotected EME victims.

Gain compression (expansion), intermodulation distortion (IMOD), and cross modulation distortion (XMOD) are some of the more important nonlinear, EME responses in modules. Measuring or simulating this kind of distortion usually requires combining EM energy from an offending environment with the desired signals present at the input port. These two spectra are usually both injected at the intended input port, where they interact with each other and with the internal nonlinearities in the modules, and eventually corrupt the desired signal response at the intended output port. This is the conventional scalar distortion familiar to most, and is commonly used as an acceptance metric to determine quality performance of two port amplifiers.

In contrast, advanced packaged modules and ICs are, in fact, multiport packages that contain rf, LO, IF, digital, ground and bipolar DC bias, control, and other ports to service the various


mixes of linear and digital circuits. In the case of multiports, EM energy incident at any port can cross couple to any other ports on the same package or module, and mix with the unintended (and even intended) spectra which may be present at those ports. This multiport cross coupling and mixing of the EM environmental spectra present at any port with signal spectra present at the desired port, through multiple nonlinear transfer paths in the MCM, cause desired signal distortion and upset at the intended output port and at other (unintended) ports. This is multiport distortion. It requires a vector susceptibility characterization to account for a matrix of all the possible nonlinear distortion responses on a multiport, multichip module.

II. MODULE TESTABILITY

MCMs continue to be driven by the (ever increasing) density and complexity of constituent ICs, and the attendant rising costs (and near impracticality) of performing discrete, manual methods of circuit testing. No discussion of advanced packaged, MCM performance can be complete without a discussion of testability. In fact, a major issue driving the realization and acceptance of high quality, cost effective MCMs is testability. Figure 1 shows some other important MCM technology issues.

Testability demands are pulling this packaging technology even further by exploiting potential benefits of MCMs embedded with built-in, self-test, diagnostics capabilities. Users now recognize the many possibilities of integrated diagnostics in advanced packaged modules and systems. Module testability and diagnostics are tightly linked together. They are indispensable attributes of any effective weapon system, and they are best implemented at the module level. The Air Force present position is clear: its recent announcement - "Policy on Design to Test" - ordains and requires designs for testability and diagnostics be inserted into all new Air Force systems down to the lowest level with performance verifications based on actual operational data.

Given the current emphasis on integrated product development and concurrent engineering, having embedded test and diagnostics capabilities designed into advanced modules offers considerable benefits to both manufacturers and users. The recent IEEE Std. 1149.5 on Test and Maintenance Busses and its companion standard 1149.1 on Test Access Port both provide good design guidelines for



Technology Issues in MCM

Figure 1

implementing embedded test diagnostics at IC, module, board and assembly levels of indenture. The next steps are to design, develop, and test advanced packaged modules which are embedded with test diagnostics; and validate the "designed-to" performance actually achieved with demonstrations in brass board, beta test modules.

While design efforts for advanced packaged modules are in early engineering development, their focus is understandably on achieving high levels of functional performance, reliability and testability at low cost. It would seem engineering prudent to investigate the MCM designs now in order to uncover, determine and assess any latent susceptibilities to unknown electromagnetic effects. Assessments done early enough, before committing CAD designs to foundry fab and assembly, can identify design flaws that make an MCM electromagnetically susceptible, and allow time to fix them. The bottom line is do these assessments with enough resolution to uncover all the potential susceptibility defects in a module design, and with enough lead time to fix them while still in the design stage, and certainly before incurring the high costs of major redesign and module retrofit, after-the-fact.

III. DESIGN FOR SYSTEM TESTABILITY

The Air force concept [1] for integrated test diagnostics is to systematically evolve an acquisition process that all of its developers and users will recognize, advocate and exploit as a value-added means of improving the combat readiness of Air Force assets through cost effective integrated diagnostics (ID).

Integrated diagnostics is a structured, design and management process for doing system acquisition and operation; it is not a process of structured (or rigid) design or structured management. The intent of system ID in the Air Force is to identify, exploit, integrate, and maximize the effectiveness of available diagnostic tests and supporting technologies in order to design, build, field, support, deploy, and fight a modern weapon system against any adversary, anywhere, and win.

Integrated diagnostics include test diagnostics for mission, safety, and maintenance needs. These include status/performance monitoring and testing, fault tolerance and troubleshooting, fault detection and isolation, and diagnostics data acquisition, storage, display and management. Integrated diagnostics may also includes assessments of on-board, diagnostics data by the crew for possible system reconfiguration in "near" real time.

Goals for system level ID include increased availability, increased mission effectiveness, and reduced costs. Availability (and reliability) are essential to successfully initiate, execute and complete an assigned mission. Mission effectiveness is the measure of how well, to what extent, and at what actual costs was the planned mission accomplished, including contingency plans.

Contingency plans may also include back-up modes, reconfiguration of "flight-critical" hardware and software, retargeting, abort, rerouting, and otherwise managing (and optimizing) the available on-board assets to accomplish the mission. These actions are made possible and enhanced by on-board ID.

After the testability requirements of a new system are determined and allocated to appropriate design levels, a key driver of ID in the system acquisition equation is to determine and partition "appropriate" diagnostic mixes. That is, how much test diagnostics should be allocated (embedded) to the platform, to external support equipment (ATE/ATS), or to field maintenance levels O, I, or D. These mixes can include electrical/electronic, mechanical, hydraulic, structural, and propulsion elements that make up the vehicle subsystems. Determining and partitioning the diagnostics mix goes down even further to the assembly, board, module, and IC levels. Optimizing mixes at all levels is very real challenge.

In analyzing requirements to determine the best diagnostic mix, all the essential diagnostics needed at each "action" level must be considered to assure a total diagnostic coverage. Here, "action" means sense, detect, isolate, repair, display, record, and reconfigure (the system) for contingency. Exploiting and integrating all these interrelated diagnostic elements requires that a well defined, working interface be set up among all the processes of design, engineering, manufacturing, maintainability, human engineering, and logistics support. The goal is to design into the new system a viable, cost effective capability to detect

and unambiguously isolate all the known and expected faults which can occur in all on-board systems during any mission, and in all operating environments. To these operating environments (used in the conventional sense), must be added degrading and debilitating electromagnetic environments, so often ignored as sources of on-board faults.

Integrated diagnostics can be thus reasonably expected to measure and display the health status of an operating system and its subsystems in near real (mission) time to the crew members. ID should also expect to detect locate and record component part failures, conditions with attendant operating environments. For example, these might include the need to do battle damage diagnostics with BIST (built-in-self-test), detect and isolate faulty cables and connectors, detect and isolate power switching transients, determine integrity of mechanical and hydraulic subsystems, and to perform embedded rf test diagnostics.

Another aspect of system ID which is often overlooked is the fact that about 70% of our current aircraft inventory contains nonelectronic, mechanical parts and assemblies. These too need integrated, embedded test diagnostics to detect, measure and record their operating status. It seems little or no appreciable work is being done toward achieving an embedded ID capability for nonelectronic subsystems. System design penalties of not doing this kind of ID are unknown. The damaging or degrading effects of electromagnetic environments on the embedded test diagnostics for nonelectronic subsystems, when and if they are implemented, are also risks of uncertain magnitude.

Of interest to the electromagnetics effects analyst is the often ignored reality that our aircraft platforms are dynamic, and have many moving, controllable structures and surfaces such as wings, rotor blades, flight control surfaces and rotodomes, as some examples. These moving surfaces can change the bore sight, radiation patterns, and related scattering of platform collocated antennas. Built-in adaptive antenna test diagnostics may be needed to measure and monitor antenna changes, *in situ*; and, possibly, to generate suitable compensation weights into existing beam synthesis algorithms.

The overall system design goal of ID then, is to achieve a cost effective capability to detect, isolate, and record all the faults that occur at all the levels of system indenture, in any environment. The current trend in systems acquisition is toward "integrated product development" or concurrent engineering, where testability and diagnostics are indispensable attributes equal only to system performance and safety. To reduce the system down time, an effective diagnostics script must test, detect, isolate, diagnose, and fix any system fault. In this regard, the current policy of the USAF is clearly stated in its "Policy on Design to Testability" [2]. The Air Force ordains and requires designs for integrated testability be embedded in all its new systems; and further requires testing to prove verification (and validation) of achieved, baseline testability. The message is integrated testability and diagnostics are now required in all new systems acquisition and at all levels of indenture.

IV. DESIGN FOR IC TESTABILITY

Integrated test diagnostics has two aspects: integrating the available technologies to develop maximally (and cost effective) testable systems and/or integrating (i.e., embedding) testability technology into all system levels. This report will focus on the latter aspect; and will concentrate on embedded testability at IC and module levels.

With growing impetus and demands for increasingly complex integrated circuits, board, modules, and assemblies, value added testing has become much more difficult and expensive. Compared with the ever increasing and spiraling costs of testing, costs of manufacturing seem to be steadily decreasing. In this regard, the associated economies of scale (i.e., "more is cheaper") certainly suggest that the components and parts for any system should be designed so they can be tested more easily and cheaply. "Testability" in this way becomes a legitimate circuit or module design parameter, and is now quite admissible to the repertoire of design requirements.

Testability and integrated diagnostics must also account for rf and microwave component performance in a systems implemented with embedded, compatible TM busses and test cells. RF test vectors might contain several "a priori" options that require an rf testability analysis of the system and its host circuits. As an example, embedded rf and microwave test diagnostics suggest using distributed test cells that will contain controllable rf sources, couplers, probes, detectors, analyzers, and a means of storing the measured response data. This is a big but necessary order, because

the local electromagnetic environments add stressful EM field and circuit drivers to fault and failure physics in victim, component parts. Spectral and temporal characteristics of these potentially degrading and damaging environments provide the failure analyst with some new dimensions to the failure data that may help resolve CNDs and other anomalous failure data. As an example of what may be needed, consider an embedded, distributed rf test cell based on a modified TSMD design that can measure and record the local EM environment which surrounds aging or failing parts in near real time. This test capability could provide the diagnostician with an EM "snapshot" at the instant of any part failure or upset; i.e., a spectral history or chronology of the local electromagnetic stresses which the part experienced during its operating time. In addition, these data could provide the EME analyst with bases for effective mitigation and suppression designs.

Circuit diagnostics, in general, is a test methodology to detect, verify, isolate, classify, record, and display electronic faults, failures or latent defects at IC, module, board, assembly and other levels of system architecture. Integrated testability is defined as a collection of structured processes of design and management which are necessary to achieve a maximum utilization of the inherent diagnostic test capabilities that are designed into the circuit (or system). Testability is thus to be designed or embedded into its hosts to achieve maximum benefits.

Design for testability (DFT) of mixed signal, integrated circuits is driven by the economies of scale associated with chip costs, densities and testing. The associated costs, time, and


engineering impracticality for doing discrete probe or bed-of-nails setups to test chips, modules, assemblies, and boards are rapidly becoming too prohibitive. Thus, it is becoming more cost effective from the outset to integrate mixed digital and analog linear circuit functions into common packages, modules, and chips. It is also becoming more cost attractive to design-in whatever self-test circuitry are needed to provide embedded self-test, diagnostical capabilities. This is becoming especially prevalent in the new acquisition culture of doing "integrated product development", sometimes called "concurrent engineering", and in "total quality management" with its emphasis on device testability to generate the data for statistical process control.

DFT at the digital chip level usually involves test methods such as scan path, level sensitive scan design (LSSD), scan/set logic, and random-access scan [3]. Incorporating scan design in an IC, PCB, or MCM improves testability of its host by providing an easy access to serially address any state value stored in any gate selected for test. Access to the host chip can be achieved at the foundry by embedding D-type flip-flops which usually can be multiplexed between a normal signal mode and a scan-test mode. To enhance device testability which is consistent with increasing the complexity (density) of ICs and the prevalent use of surface mount technology, industry recognized a need for a standard test access port for IC chip level, scan design. The JTAG (Joint Test Action Group) was first formed to address this problem and was later succeeded by the Test Technology Committee (TTC) of IEEE. Sponsored by IEEE Computer society, the TTC issued IEEE standard

1149.1 [4] in 1990 which proposes a design and architecture for a test access port.

The IEEE proposed Test Access Port (TAP) is similar to the universal test connector that auto and truck manufacturers have standardized and designed into cars and truck engine compartments. It provides a standard access plug for fast and easy diagnostics of routine test, maintenance, or repair by measuring the host vehicle performance, and comparing resultant data with prestored failure codes based on windowed spec limits for that particular vehicle. Similarly, the TAP proposed for scan testing digital ICs, modules, and other assemblies is a standard interface port that provides host devices with externally controlled, scan test diagnostics which include boundary scan capabilities. Measured data from these TAPs are also compared with prestored, known good performance vectors in order to isolate and identify circuit defects, faults, or failures.

The purpose of any scan design for digital IC's is to make the host sequential circuits perform as combinational circuits when the IC under test is in a scan test mode [5]. At the chip level, this requires that a scan shift-register stage be placed adjacent to every input or output pin on each testable chip. This requires dedicated test circuits called "scan cells" to be embedded into the host IC. BS test cells are conventional D-type flip-flops, modified with two extra pins to provide access ports for "Scan Data-In" and "Scan Control". This is shown in figure 2. Serial data pins for Scan Data-In (SDI) and Scan Data-Out (SDO) as well as multiplexers and latches, are typically added as circuit overhead



Daisy Chained Boundary-Scan Test Cells

Figure 2

to the baseline functional design being so instrumented (or TAP'd) for enhanced testability. A Scan Mode Select (SMS) pin with its own clock is also added. The muxes select either the normal digital data signals being processed within the IC, or the serial scan data signals from the SDI pin.


In scan mode, the intended (baseline) circuit function of the host is disabled on command, and a test mode selected for either testing the path integrity between chips or testing the internal logic connection integrity within the chip. In the normal signal mode, the intended circuit function is enabled and signal data goes directly through the scan test cell from SDI to SDO without any change or distortion, at least in principle. In contemporary IC scan designs, BS test cells are usually unilateral circuits, daisy chained to form a shift-register path around the perimeter or the boundary of the logic function to be tested. These cells contain clock controllable, serial data-in and serial data-out ports. To implement bilateral test cells, extra gates are required. A typical daisy chain is also shown in figure 2.

Boundary scan DFT at the board level is implemented much the same way as in a chip. Assuming that all the digital devices on the board have similar sequential logic functions, it is possible in a board level, scan design to connect them together in a daisy chain to form a block of combinational logic to be tested with one or more shift-register paths on the boundary of the card. The size of this block of logic so partitioned for scan can become substantial, and may add considerable costs and complexity to board level, design-for-testability.

At the board level, both test signals and functional signals can be controlled either by externally connected ATE or by an on-board chip. The latter serves as the bus master controller for the board by interfacing with the TAPs of all the chips on the same board, or with the adjacent bus masters on similar boards in an assembly. The scan modes available at chip-level TAPs can also apply to board-levels and higher indenture levels.

In the external scan test mode, TAP control bits to the muxes allow testing of interconnect wiring paths between IC packages. Three states of interconnect or external wiring fidelity are measured; stuck-low, stuck-high, and fault-free. Stuck-at states presently account for many latent defects, solder shorts, open traces, and wrong pin outs that occur in digital circuits. In the internal scan test mode, the scan cell muxes are set to allow testing of the logic circuitry internal to the IC package. With its own test clock usually running slower than the system clock and using a boundary path scan, internal logic circuitry can be tested as a combinational block. This is shown in figure 3. In the sample scan test mode, the muxes are set to allow the normal digital (functional) data to be sampled during its normal data throughput. This provides a built-in-test monitoring capability for an operating, functioning digital circuit.

At this point, it may be of interest to consider the real estate penalty typically associated with embedding a boundary scan architecture onto an IC. In one example [4], a TAP was to be implemented in CMOS for a 6mm x 6mm logic device. This TAP would require 16 bits for control, addressing, and testing. This word



TAP Controlled IC Boundary-Scan TEST

Figure 3

needed about 80 additional gates on the IC (i.e., assuming 5 gates per bit). The scan registers for the TAP required about 4 gates per IC data pin or, typically, about 160 gates per IC device (i.e., with 40 pins per IC package). Assuming that each additional gate occupies about .00375 square mm, which is fairly typical for a 2.0 micron technology, about 1 square mm is thus required to implement this particular TAP. This amounts to 3% overhead of available chip real estate. In another example [4] using a library-based, modified ASIC design, the overhead penalty for a comparable IC was estimated to be about 8%. In another example [4] that used an IC with an embedded scan path already present, the overhead penalty of embedding a BIST architecture was estimated between 17% for 12 square mm chips and 7% for 64 square mm chips.

The silicon gates required in the above scan cell designs are almost "free" in a semiconductor foundry processing sense (i.e., adding "more" transistors and diodes to a chip is still cheap). The effective penalty is that chip real estate devoted to the TAP embedded testability is no longer available to the functional designer. In either event, it would seem that this is a small price to pay to achieve the benefits of enhanced testability.

V. ELECTROMAGNETIC ENVIRONMENTAL EFFECTS

An important design factor in implementing test diagnostics with the IEEE 1149.1 standard for a test access port (TAP) is to consider the possible loading and coupling effects which may be attendant with embedding the host circuits or modules as such. TAP interfaces with embedded diagnostic circuit structures and test cells can adversely effect and degrade host performance when driven by EME signals. Embedded test circuits can change or alter the baseline performance and reliability of the functional circuits, and thus change the EME susceptibility of the host circuits for which the test diagnostics are designed to benefit. Thus, embedded testability must be design robust to offset the unintended and degrading consequences of BIST or TAP circuit loading due to electromagnetic environmental effects. Loading effects can cause unacceptable bit errors in the ADC portions of analog BIST sensors, amplifier distortion, sensor measurement errors, timing errors in the system and scan clocks, polling and ID errors in test scan architectures, increased noise floors in mixed mode IC devices, increased intermodulation and harmonic levels of distortion, bit errors in shift register latches, and cross talk induced distortion and phase errors.

To avoid the loading effects associated with embedded test diagnostics, we should seek testability designs and layouts that are uncoupled from host functions only until needed on "initiate scan" test cycle command. Test circuits should be orders of magnitude more reliable than the host circuits under test. Failure modes and processes of the embedded TAP or BIST circuits should be

statistically independent of the host circuits. Also, degrading electromagnetic effects in the baseline functional circuitry which may have been previously accounted for, may reappear in baseline designs that are modified for enhanced testability with added active or passive test circuits. Baseline susceptibility of functional circuits that are hosting scan test diagnostics should not be compromised nor degraded by embedding them with boundary scan or test cells which inadvertently enhance the IC susceptibility.

Advanced packaged MCMs with designs for testability [6] pose special problems for the EME designer. An MCM may be considered as a "stack" of multiple circuit layers or tiers containing trace and via connected IC chips, and interconnected electronically, mechanically, and thermally to form a compatible unit. Typically, IC are embedded into the MCM tiers which may be of conductive and dielectric thin films deposited on insulated substrates. The chips can be polyamide passivated and interconnected with aluminum metallizations. Integrating a cost effective test diagnostics design that uses boundary scan for enhanced testability is now rapidly becoming a major challenge to the MCM packaging industry.

Crowding more and more components into a smaller and smaller volume with higher and higher speed of operations in an MCM will most likely admit degraded susceptibility (to EME) through stray, uncompensated parasitic coupling. Design-for-testability [7] will add extra (boundary) scan test cells or circuits that may also degrade the susceptibility of the host circuits. TAPs on an MCM provide more added potential paths (i.e., scan path) for the EME

signals to enter, propagate on the MCM tiers, and couple into the victim circuits and devices. Since MCMs are certain to contain mixed-mode, digital and linear circuits [8], the susceptibility to attendant EME coupling is expected to be further aggravated.

Examples of unintended consequences of loading an original functional design and enhancing its overall susceptibility to EME are found in [9, 10]. Here, the functional designers intended to protect CMOS ICs from possible damage that is associated with electrostatic discharge (ESD). The more commonly accepted way of doing this is to embed an ESD protection circuit into the host ICs during the foundry build. ESD protection circuits are fast acting clamps tied to ground through the bias rails, and placed at the input gates of a potential semiconductor victim. The idea is to provide a fast acting path that can short or dissipate the excess nanojoules of energy in a static discharge. These buffer circuits are often fabricated with diffused resistors, avalanche diodes, and the gate inputs to the FETs to be ESD protected. Like boundary scan test cells, they too take up little silicon overhead but their presence can and do change the host circuit's susceptibility to rf induced EME.

In the above studies, it was found that certain wide band, impulsive rf waveforms cause ESD protected digital clock lines to upset with rf power thresholds in the range of +20 dBm to -40 dBm, for the frequency range of 10 MHz to 800 MHz where without the embedded ESD protection, it took almost +30 dBm to -20 dBm. So, here we see cases where the functional designer in attempting to design suitable protection against one kind of electrical stress

(i.e., ESD susceptibility) unintentionally created a new circuit susceptibility to another kind of stress (i.e., electromagnetic effects). In other words, providing ESD protection to CMOS devices actually made them more susceptible to (at least) impulsive EME waveforms by some 10-20 dB. The possibility of repeating this or similar response behavior in embedded TAP designs implemented in advanced packaged modules is a risk. It is prudent to investigate those possibilities now when TAP designs are still in the preliminary stages. One purpose of this effort is to help define that risk and to eventually resolve it with suitable mitigation.

VI. ADVANCED PACKAGING MODELING

Modeling and measuring EME susceptibility of multichip modules and their constituent IC chips are current initiatives in the Electromagnetic System Division of the Rome Laboratory. Of particular interest are advanced packaged MCMs and ICs that are embedded with boundary scan circuitry in test access ports and designed in accordance with IEEE Std. 1149.1. This effort focuses on the EME susceptibility of those ports, and assists Rome Laboratory's related investigations of EME in advanced packaged MCMs.

The objectives of this program are to investigate changes in circuit susceptibility to Electromagnetic Environmental Effects (EME), attendant with embedding test diagnostics as test access ports in multiport ICs and multichip modules (MCMs); and to identify CAD related, design concepts, rules, and caveats to mitigate those changes.

To further develop these goals, the following tasks were identified to help formulate an approach consistent with a viable methodology:

1. Evaluate commercial and military MCM design practices that currently use scan testability;
2. Investigate contemporary models of boundary scan (BS) test cells used to enhance IC and module testability;
3. Develop CAD models of baseline functions in an MCM, with and without boundary scan test structures and cells;
4. Define simulation procedures and methodology to determine changes in susceptibility due to added BS structures;

5. Determine model responses due to EME waveforms at any port on host MCMs and circuits during scan diagnostics;
6. Determine sensitivity to tolerance, accuracy, centering, layout, and identify enhancement opportunities; and,
7. Verify and validate EME modeling using an MCM beta site.

CAD software considered for these assessments included LIBRA, MICROWAVE SPICE, and PSPICE where the former two codes are frequency domain and the latter is time domain. Models for EME assessments must be both linear and nonlinear. Unfortunately, most device parameter data are usually not directly available in the open literature. Many baseline design parameters used in today's CAD are proprietary and empirically extracted in special tests and fixtures. The resultant data are design sensitive and zealously protected by manufacturers. Port performance data are often reported but it is very difficult to replicate the device baseline performance in CAD models without having active device and layout parameter values.

Reverse engineering baseline performance models is time consuming and involves a great deal of hit and miss "tweaking". This especially true for very high speed digital and microwave ICs where layouts and associated parasitics become important. Without detailed layout data and high frequency characterizations of the active devices in the baselines, modeling is handicapped. Simulating electromagnetic effects and associated interactions requires an acceptable baseline model be first devised, tested, and validated as representative of ICs and modules of the devices of interest. In this regard, a considerable effort was expended to

search and build a data base of MCM related information from the available literature. This effort was on-going throughout the contract and resulted in the very considerable bibliography which is contained elsewhere in this report. In addition, a glossary of MCM related terms is also provided to assist the reader with the specialized terminology of MCM, often tedious. Even though MCM technology is very fast moving, these collections should be useful, especially to new workers in the field.

Rome Laboratory performed EME measurements on various multichip modules. The susceptibility data indicated the MCMs exhibited low levels of upset due to cw rf on certain gates. These data compared favorably with data from the CAD models and methodology previously developed using PSPICE [11]. Measured MCM data provided good, preliminary benchmarks that helped refine our own approach to selecting an effective analysis methodology. The methodology selected and developed for this effort is based on using a PSPICE circuit simulator with supporting data to validate and verify predicted performance. The methodology used is as follows:

1. Model Normal Performance Baselines

- define simulation procedures
- dc and ac characterization data
- manufacturers' specifications
- extracted parameter data
- layout and schematic drawings

2. Validate Normal Performance Baselines

- run baseline model simulations
- compare with manufacturer's data
- compare with published data
- compare with Rome Lab data
- tweak baseline models into "conformance"

3. Model EM Effects' Sources

use simple Thevenin EM coupling
mixed Thevenin/Norton coupling
EM source waveforms; cw and modulations
modify baseline models with EM coupling
run simulations with EM source drivers

4. Compare EM Effects Performance

define assessment metrics and parameters
power thresholds of upset states
temporal thresholds of timing errors
noise, thermal, and sensitivity analyses
evaluate measured and simulated data

Both LIBRA and MICROWAVE SPICE codes are frequency domain circuit simulators and presented some special difficulties to modeling the hard nonlinearities typical of digital MCMs and some T/R modules. The problems we experienced were mainly getting those frequency domain codes to converge to a stable solution for hard nonlinearities, and even for moderately soft nonlinearities. Discussions with the software vendor reps proved of little help.

In addition, using realistic pulsed rf waveforms for offending environmental sources meant that the victim devices (and ports) would experience the nonlinear distortion modes only temporally; i.e., during the rf pulse duration plus any device and parasitics delay. Thus, it would require computing the total time duration a victim device sustains intermodulation, cross modulation, or gain compression (and expansion) modes of nonlinear distortion. This is very much a time domain problem, and an analysis approach that is based on using a frequency domain simulator is questionable from the onset.

In more recent (and related) Rome Lab efforts, PSPICE was used to simulate EME in MCMs and T/R modules. The measured data [12],

the modeling and simulation data [13], and the overall performance of PSPICE in all these cases were compelling. As a result, Rome Laboratory initiated a procurement action to obtain an on-site license for the PSPICE program. In the interim, and with the assistance of Rome Laboratory, we obtained an evaluation copy of PSPICE which has its same essential capabilities, with a smaller library in a graphics, limited version. The eval copy was tested and was used to help familiarize this author with its time domain capabilities. For example, we used the eval version to model a common electrostatic discharge (ESD) protection circuit, typically used in many of the digital circuits in MCMs. Modeling these and other circuits, and the simulation runs were straight forward.

As discussed previously, ESD protection circuits are very fast acting, Schottky (or avalanche) diodes that can clamp high level, and possibly damaging, bipolar transients to ground through the IC bias rails. They are normally placed between the chip bonding pads and the functional inputs to the gates of the particular FETs (or other ICs) that need to be ESD protected. When an ESD discharge impulse occurs, the fast acting Schottky diodes clamp the gate inputs to the bipolar dc rails, and thus short the ESD energy to ground through diffused (limiting) resistors in the chip substrate. In this way, logic gates which otherwise would be ESD vulnerable are internally protected and effectively buffered from the potentially lethal damage attendant with the ESD discharge event.

Previous studies [9] had shown that impulsive rf waveforms can cause ESD protected, clock lines to upset with reduced levels of rf power than are normally needed to upset those same clock lines when

they are ESD unprotected. Using an eval version of PSPICE, we developed a nonlinear model for the Schottky diodes by using data from the literature and tweaking other data for bias and voltage dependent, lumped elements which make up the equivalent diode capacitance and resistance. This model was developed using the PSPICE eval version and it was run on both MSDOS 386 and 486 PCs with no computational difficulty. The results confirmed previous data developed on the rf susceptibility of ESD protect buffers.

Another problem that was encountered during the TAP modeling was obtaining baseline data on the constituent circuits that make up a typical TAP. These parameter and layout data are necessary to model both the TAP circuits as well as their host functional circuits so TAP'd for scan testing. Rome Laboratory indicated that a good system candidate for an assessment of potential EME in an existing TAP'd machine is the RH32 microprocessor [14]. RH32 is a prototype 32 bit, fault tolerant, radiation hardened microprocessor developed for Rome Laboratory by the Space and Strategic Systems Operation of Honeywell Inc. It is a VHSIC class computer that executes ADA software for deep space and avionics applications where digital processing performance and reliability are paramount.

The RH32 chipset is composed of four separate, 352-lead SMT chips; a CPU, one each chip for instruction and data caches, and a floating point processor (FPP) chip which has an expansion capability to accommodate up to four more FPP coprocessors. These four chips are interconnected by processor data, instruction, memory, extended data, and test/maintenance busses. Each chip has

its own on-chip test monitor (OCM) and the CPU chip has an additional test interface unit (TIU). The OCMS on all four chips contain the IEEE 1149.1 TAPs of interest.

The data needed on these TAPs include schematic and layout drawings, extracted or specified parameters for transistors and diodes, CAD netlists, measured performance data, packaging data and related interface schema. The Rome Laboratory project office responsible for the RH32 program was contacted by us to discuss our intent and to solicit support in obtaining these needed data. Unfortunately, because of the scope of the data requested, the TAP data were not readily available. We did however receive an abundance of logic level, drawings and schematics in which it was very difficult to discern specific TAPs, test busses, and related interfaces in the chip set.

In addition, there was not too much useful reference to the actual OCM gates or test cell structures that are used to build or fabricate (implement) the TAPs, with actual active transistors and diodes identified as such in circuit schematics. The TAPs and related interfaces were identified only with logic level drawings that lacked circuit detail. It appears that the basic, detailed circuit designs of the TAPs and their associated interface test cells, may very well be proprietary to Honeywell. For example, the RH32 users manual makes a brief reference that the detailed circuit design of the TIU macrocell provided in the government version of RH32 was originally derived from a previous Honeywell TIU chip design built by Texas Instruments. This suggests RH32 proprietary data may not be available.

In developing a methodology for susceptibility analyses of advanced packaged multiport modules, it was found that most EME analyses assume an interfering voltage source to represent the environment is wire connected in series with the desired signal source at the same input port of the module. This is the same scalar susceptibility concept discussed earlier. A basic premise here is that the undesired signals in the MCM are resultants of electromagnetic fields that are "somehow" coupled to it from the electromagnetic environment. These exterior fields may have entered the system from either "front-door" or "back-door" ports. The former are the intended design ports of entry for intended signals; the latter are unintended ports such as rf leaky seams, shields, apertures, holes, access panels, windows, doors, and canopies in the skin surface. Once inside the platform, these external environmental fields combine with the internal environmental fields present, and couple to the avionics suite through bays, bulkheads, racks, cabinets, cabling trays, packaging, wire bundles, traces, etc. These unintended, (exterior) field dependent signals thus travel on complicated internal paths within the platform (and which may be considered conceptually as internal "transfer functions", some very likely nonlinear) to eventually arrive at the accessible ports of the victim modules and, subsequently, at the ports of the victim IC devices.

The randomness of the magnitudes, phases, and polarizations of these net resultant fields incident at the module port as well as random orientation of the module port itself, suggest that capacitive and inductive coupling modes into the victim port are

both viable means of invasive rf. Thus, some kind of voltage spectrum is assumed to be the net resultant signal at the victim port that is "induced somehow" from an exterior environmental field incident on the avionics platform. A natural question for the EME analyst is why use a voltage source to represent this EM field and, why connect it in series with a desired signal source? With both capacitative and inductive coupling of these offending environmental fields to victim ports, both current sources and voltage sources in different connection topologies, should be also admissible to the repertoire of equivalent EME drivers.

Source modeling is related to the methodology considered and was further pursued in discussions with EM fields' experts at Rome Laboratory. The consensus is that given capacitive and inductive coupling from exterior fields, both voltage and current sources should be considered. This suggests Thevenin and Norton, field dependent sources in series and parallel, respectively. A more general question might be posed: what are admissible shapes and geometry of a coupling aperture or scatterer that when driven by an incident EM wave, give rise to Thevenin voltage or Norton current sources on some "victim" wire located behind the aperture or the scatterer? The victim wire may represent a transmission line or an IC chip trace that carry a functional, baseline signal that will be combined and mixed with the equivalent of a signal "source" coupled from the exterior. This remains an interesting issue from both the modeling and measurements points of view, as well as from circuits and fields points of view. Solutions to this "inverse" fields problem or circuit synthesis problem, depending on view point,

could provide some useful insight into viable coupling shapes and scatters. Approximate solutions and modeling could add some practical credence to using mixed, voltage and current sources as models of unwanted circuit drivers induced from the environmental electromagnetic fields.

VII. CONCLUSIONS AND RECOMMENDATIONS

This effort was an investigation of electromagnetic effects in boundary scan and other scan test structures embedded as test access ports (TAP) in host ICs and MCMs. The test access ports and test scan structures considered are those used in advanced packaged, ICs and MCMs. The effort addresses the susceptibility issues of how and to what extent does embedding the boundary scan test circuits in TAPs on an MCM, effect or degrade the module susceptibility to electromagnetic environmental stresses.

The results obtained to date do not provide sufficient data to fully answer the issues raised, although some data do suggest that some ICs - i.e., line drivers, line decoders, enable gates, and D-type flip-flops, exhibit unacceptable EME susceptibility. Rather, the effort served well by articulating the problem, developing an approach, defining a simulation methodology, and identifying parameter data needed to accomplish an assessment of TAP susceptibility. In addition, the effort provided assistance and counsel to other related, on-going efforts at Rome Laboratory. Several technical papers were prepared and delivered during the course of this contract. Also, the literature search performed during this effort developed into an extensive bibliography of MCM related technology. In this regard, the very capable staff of the Technical Library at Rome Lab provided very helpful assistance. A glossary of terms and acronyms was also developed that specialized to MCM and electromagnetic environmental effects (EME) terminologies. In a technology area fast growing rich in acronyms, its best use is probably for the newer technologists to the field,

although the seasoned may also find it a useful refresher.

While limited in MCM simulation data, this effort was able to develop and support some reasonable conclusions:

- Computer aided EME assessments should be done concurrent with functional CAD to find, identify, characterize, and design fixes for any EME related problems.

- Computer aided EME assessments of MCMs should also be done concurrent with functional CAD to provide the (functional) design parameter data needed for the EME baseline modeling.

- Computer aided EME assessments should be done concurrent with functional CAD to provide independent test, verifications and validation of the baseline functional designs.

- EME susceptibility of MCMs should be characterized early in the functional design phase in order to design and implement appropriate mitigation fixes, rules, algorithms, or caveats.

- EME assessments of advanced packaged modules which conform to IEEE Std. 1149.1 should comply with Air Force requirements for both module testability and rf (EME) assurance.

- Modeling MCMs requires data on circuit parameters, layouts, materials, and structure, etc.: formalized ways to obtain these data should be defined and adopted into the Air Force procurement and logistics processes.

- As the technology of advanced packaged modules expands and its literature grows accordingly, a design and analysis database of EME in MCM should be assembled and updated concurrently.

- More work is recommended to investigate MCM susceptibility to EME: i.e., experimentation and simulation of the electromagnetic

environmental sources (and related coupling topologies) for use in contemporary circuit simulators should be vigorously pursued.

This report presents the results of an investigation of electromagnetic effects in test structures embedded in ICs and MCMs as test access ports (TAP). TAPS are used in contemporary ICs and in many advanced packaged MCMs to enhance their testability. Specifically, this effort defined and examined the susceptibility issues of how, where, and to what extent does embedding boundary scan, test circuits as TAPs on an MCM affect, change or degrade - if at all - the latent susceptibilities of its host linear and digital circuits to the electromagnetic environmental stresses.

VIII. REFERENCES

- [1] AFSC Draft PMD for an Air Force Centralized Integrated Diagnostics AFCID) Office, AFSC, AAFB, MD. 08 Nov 90.
- [2] General R. Yates, Commander AMC, USAF, "Policy Letter on Design to Testability", May, 29, 1992.
- [3] J. Frost, "Scan Techniques for Test and Verification", Electronics Test, March, 1990.
- [4] C. M. Mauder and R. E. Tulloss, [editors], "The Test Access Port and Architecture", ISBN 0-8186-9070-4, IEEE Computer Society Press, No.2070, 1990.
- [5] T. W. Williams and K. P. Parker, "Design for Testability - A Survey", Proc. of IEEE, vol. 71, pp 98-112, Jan 1983.
- [6] R. R. Johnson, "Multichip Modules: Next-generation Packages", IEEE Spectrum, March 1990.
- [7] R. W. Basset, P. S. Gillis, and J. J. Shushereba, "Testing and Diagnosis of High density, Multichip Modules", presented by Integrated Measurements Systems, Inc., Multichip Module Seminar, Rome Laboratory, April, 1992.
- [8] K. D. Wagner and T. W. Williams, Design for Testability of Mixed Signal Integrated Circuits, Paper 39.1, Proc. 1988 International Test Conference, April, 1988.
- [9] G. O. Head and D. J. Kenneally, "EMI Noise Susceptibility of ESD Protect Buffers in Selected MOS IC Devices", Proc. of IEEE Intl. Conf. on EMC, Wakefield, MA, Aug. 1985.
- [10] D. S. Koellen, D. J. Kenneally, and S. Epshstein, "RF Upset Susceptibilities of CMOS and Low Power Schottky, D-Type Flipflops, Proc. of IEEE Intl. Conf. on EMC, Wash. DC, 1990.

[11] J. P. Rohrbaugh and R. H. Pursley, "X-Band T/R Modules Conducted Interference Simulation and Measurements", Georgia Inst. of Tech. Final Report, Summer Research Program at Rome Laboratory, AFSOR, Bolling AFB, Wash. D. C., pp. 19-1 to 19-20 and Appendices A-D, June 1992.

[12] J. P. Rohrbaugh, "Conducted Interference Measurements Results for a General Electric Corporation Soft Part Analogous Module (SPAM)", Georgia Inst. of Tech., Final Report, Summer Research Program at Rome Laboratory, AFSOR, Bolling AFB, Wash. D. C., pp. 14-1 to 14-17, July 1993.

[13] R. J. Levin, "Conducted Interference Simulation Results for a General Electric Corporation Soft Part Analogous Module (SPAM)", Georgia Inst. of Tech. Final Report, Summer Research Program at Rome Laboratory, AFSOR, Bolling AFB, Wash. D. C., pp. 11-1 to 11-19, July 1993.

[14] RH32 Processor User's Manual, Space and Strategic Systems Operations, Honeywell Inc., 13350 U.S. Highway 19 North, Clearwater, FL 34624-7290, March, 1993.

IX. BIBLIOGRAPHY

G. Messner, I.. Turlik, J. Balde, and P. Garrou, Eds., *Thin Film Multichip Modules*, ISHM Press, 1992.

C.M. Osborn and A. Reisman, *J.Electronic Mat.*, vol.16, P. 273, 1987.

R.Tummala and E.Rymaszewski, Eds., *Microelectronic Packaging Handbook*, Van Nostrand Reinhold, 1989.

D. Seraphim, R. Lasky and C. Li, Eds., *Principles of Electronic Packaging*, New York: McGraw-Hill, 1989.

B. McWilliams, in *Proc. IEPS*, 1991, p. .63.

G. Messner, *Thin Film Multichip Modules*, ISHM Press, 1992, p. 29.

R. Tummala, *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol. 14, p. 262, 1991.

"The Future of Electronics Assembly," Report from the panel on Strategic Electronics Manufacturing Technologies of Manufacturing Studies Board, Commission on Engineering and Technical Systems of the National Research Council, 1988.

"Materials for High Density Packaging and Interconnection," Report from National Materials Advisory Board, Commission on Engineering and Technical Systems of the National Research Council, 1990.

I. Turlik and G. M. Adema, in *Thin Filin Multichip Modules*, Messner, Turlik, Haide, and Garrou, Eds. ISHM Press, 1992.

A. A. Evans, and J. K. Hagge, in *Proc. Ist Int. SAMPE Elect. Conf.*, 1987, p. 37.

G. W. Bower and L. W. Frost, *J. Polym Sci. A*, vol. 1, p. 3135, 1963.

L. W. Frost and I. Keese, *J. Appl. Polym. Sci.*, vol. 8, p. 1039, 1964.

W. Voksen, D. Y. Yoon, and J. Hendrick, in *Proc. ECTC*, 1991, p. 572.

B. T. Merriman et al, in *Proc. ECTC*, 1989, p. 155.

A. Saiki, K. Mukai, S. Harada, and Y. Miyadera, in *Polymeric Materials for Electronic Applications* (ACS Symposium Series No. 184), E. Feit and C. W. Wilkens, Eds., 1982, p. 123.

J. E. Connors et al, in *SAMPE Electronics*, 1990, p. 507.

A. Schiltz et al, in *Proc. NEPCON (West)*, 1990, p. 975.

D. Kenneally and T. W. Blocher, "Modeling electromagnetic environmental effects (E3) in multiport MMICs," in *Proc. GOMAC'91*, Orlando FL, 1991, paper P2-2, p. 297.

J. Kojima et al, in *Proc. ECTC*, 1989, p. 920.

J. Pfeifer and O. Rohde, in *Proc. 2nd Int. Conf. Polyimides*, 1985, p. 130.

K. K. Chakravorty, C. P. Chien, J. M. Cech, M. M. Tanielan, P. L. Young, *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol 13, p. 200, 1990.

S. Sasaki, T. Kon, T. Ohsaki, T. Yasuda, *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol. 12, p. 658, 1989.

T. Watari and H. Murano, *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol. 8, p. 462, 1985.

S. Kimijima, T. Miyagi, T. Sudo, and O. Shimada, in *Proc. ISHM*, 1988, P. 314.

H. Tasago , K. Adachi, and M. Takada, *J. Electronic Mat.*, vol. 18, p. 319, 1989.

N. Yoda and H. Riramoto, *J. Macromol. Sci-Chem*, vol. A21, p. 1641, 1984.

S. Numata, S. Oohara, IC Fujisaid, J. Imaizumi and N. Kinjo, *J. Appl Polym Science*, vol. 31, p. 101, 1996.

S. Numata, K. Fujisaki, D. Makino, and N. Kinjo, in *Proc. 2nd Int. Symp. Polyimides.*, 1985, p. 164.

D. Burdeaux, P. Townund, J. Caff, P.E. Garrou, *J. Electronic Materials*, vol. 19, p. 1357, 1990.

J. Reche, P. Garrou, and J. Caff, *Int. J. Hybrid Microelectron.*, vol. 13, p. 91, 1990.

R. W. Johnson et al., *IEEE Trans. Components, Hybrids, Manuf. Technol*, vol. 13, p. 347, 1990.

T. M. Stokich, W. M. Lee, R. A. Peters, in *MRS Symp. Proc.*, vol. 227, 1991, p. 103.

H. R. Heistand et al, in *Proc. ISHM*, 1991, p. 96.

E. W. Rutter et al, in *Proc. 1st Int. Conf. MCM (Denver)*, 1992 p. 394.

G. Jacob, "Supporting the boundless growth of boundary scan", *EE Evaluation Engineering*, vol. 33, no. 7, July 1994

C. V. Clatterbaugh and H. Y, Charles, in *Proc. ISHM*, 1988, p. 320.

A. M. Wilson in *Polymides*, K. L. Mittal, Ed. New York: Plenum Press, 1984, p. 715.

M. J. Berry et al, in *Proc. ECTC*, 1990, P. 746.

P. Rickeri, J. Stephanie, and P. Slota, in *Proc. ECC*, 1987, p. 220.

C. A. Pryde, *J. Polym. Science*, part A, vol. 27, p. 711, 1989.

D. R. Day and S.D. Senturia, in *Polymides*, K. L. Mittal, Ed. New York: Plenum Press, 1984, p. 249.

J. F. Heacock, in *Polyimides*, W. D. Webber and M. R. Gupta, Eds. Society of Plastics Engineers, 1987, p. 174.

J. J. H. Reche, in *Proc. NEPCON (East)*, 1989, p. 1002.

P. E. Garrou et al, in *Proc. ECTC*, 1992; also *IEEE Trans. Components, Hybrids, Manuf. Technol.*, p. 770, in press.

A. Saiki, K. Mukai, T. Nishida, H. Suzuki, and D. Mikino, in *Polyimides*, K.L. Mittal, Ed. New York: Plenum Press, 1984, p. 827.

C. E. Diener and J. R. Susko, in *Polyimides*, K.L. Mittal, Ed. New York: Plenum Press, 1984, p. 353.

T. G. Tessier and P. E. Garrou, in *Proc. ISHM*, 1992, p. 235.

T. G. Tessier et al, in *Proc. IEPS*, 1989, p. 294.

C. Chao, K. D. Scholz, J. Liebovitz, M. Cobarruviaz, C. C. Chang, in *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol. 12, p. 180, 1989.

T. G. Tessier, W. F. Hoffman, and J. W. Stafford, in *Proc. ECTC*, 1991, p. 827.

S. J. Rhodes, in *Polyimides*, K. L. Mittal, Ed. New York: Plenum Press, 1984, p. 795.

D. Frye et al, presented at VLSI Workshop, Kyoto, Japan, 1992.

Y. S. Liu, H. S. Cole, in *Proc. MRS Symp. 154*, 1989, p. 11.

T. G. Tessier, G. M. Adema, and I. Turlik, in *Proc. ECC*, 1989, p. 127.

R. Bruce, B. Gunning, and E. Richey, in *Proc. NEPCON (West)*, 1989.

D. Denton, and H. Pranjoto, in *MRS Symp. Series 154*, 1989, p. 97.

J. F. McDonald, H.T. Lin, H.J. Grueb, R.A. Philhower, and S. Dabral, *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol. 12, p. 195, 1989.

L. B. Rothman, *J. Electrochem. Soc., Solid State Science and Tech.*, p. 2216, 1980.

D. R. Day, D. Ridley, J. Mario, and S. D. Senturia, in *Polyimides*, K.L. Mitel, Ed. New York: Plenum, 1984, P. 767.

C. C. Chao and W. V. Wang, in *Polyimides*, K. L. Mittal, Ed. New York: Plenum Press, 1984, p. 783.

R. H. Heistand et al, in *Proc. ISHM*, 1992, P. 584.

S. O. Fong, F. Z. Keister, and J. W. Peters, in *Proc. SAMPE*, 1990, p. 602.

S. Mukkavilli, R. W. Pasco, M. S. Faroog, and M. J. Griffen, in *Proc. ECTC*, 1990, p. 737.

R. J. Jensen, R. B. Douglas, J. M. Smeby, and T. J. Moravec, in *Proc. VHSIC Pkgng Conf (Houston)*, 1987, p. 193.

C. C. Chao et al, in *Proc. Int. Conf. Computer Design* 1988, P. 176.

K. Moriya, T. Ohsaki, and K. Katsura, in *Proc. ECC*, 1984, p. 82.

G. DiGiacomo, and P. McLaughlin, in *Proc. ISHM*, 1991, p. 38.

P. R. Troyk, *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol. 14, p. 428, 1991.

K. K. Roy, in *Proc. IEPS*, p. 898, 1991.

T. Stokich et al, in *Materials Res. Soc.*, Anaheim, 1991.

R. Evan et al, in *Proc. IEMT*, 1990, p..240.

ASTM D3359-78, American Society for Testing and Materials, *Standard Test Methods for Measuring Adhesion by Tape Test*.

J. A. DeLzo and J. R. Gupta, in *Proc. 2nd Int. Conf. Polyimides*, 1985, p. 399.

Y. H. Kim, J. Kim, G. F. Walker, C. Ferger and S. P. Kowalczyk, *J. Adhesion Science & Tech.*, vol. 2, P. 95, 1988.

R. Flitsch and D. Y. Shi, *J. Vac. Sci. Tech.*, vol. A8, p. 2376, 1990.

J. Greenblatt, C. J. Araps, and H. R. Anderson, in *Polyimides*, K. L Mittal, Ed. New York: Plenum Press, 1984, p. 573.

P. S. Ho, in *Principles of Electronic Packaging*, D. P. Seraphim, R. Lasky and C. Y. Li, Eds. New York: McGraw Hill, 1989, p. 818.

P. O. Hahn et al, in *Proc. MRS*, vol. 40, 1985, P. 251.

K. W. Paik and A. L. Ruoff, in *Proc. MRS*, vol. 154, 1989, p. 21.

G. M. Adema, I. Turlik, P. Smith, and J. Berry, in *Proc. ECTC*, 1990, p. 717.

K. W. Paik and A. L. Ruoff, in *Proc. MRS*, vol. 154, 1989, p. 227.

J. Parasyczak, in *Proc. ECTC*, 1991, p. 362.

J. T. Pan and S. Poon, in *Proc. MRS*, vol. 154, 1989, p. 27.

R. J. Jensen, J. P. Cummings, and H. Vora, *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol. 7, p. 384, 1984.

B. J. Bachmann et al, in *Proc. ISHM*, 1989, p. 462.

H. Satou, in *Proc. NEPCON (West)*, 1989, P. 921.

R. W. Johnson, R. Teng, and J. Baide, *Multichip Modules*. New York: IEEE Press, 1991.

IEPS Conference Proceedings, recent years.

NEPCON West, Proceedings of the Technical Program, recent years.

W. J. Jacobi, N. J. Tenekeçges, and L. A. Wadsworth, "Miniaturized, low-power parallel processor for space applications, presented at the AIAA/USU Conference on Small Satellites: Aug. 26, 1991.

J. Segelken and L. J. Wu, "Ultra-Dense: an MCM based, 3D digital signal processor," presented at ISHM Advanced Technology Workshop, June 21, 1991.

W. H. Knausenberger and L. W. Schaper, "Interconnection costs of various substrates - the myth of cheap wire," *IEEE Trans. Components, Hybrids, Manuf. Technol.*, pp. 261-263, Sept. 1984.

L. T. Hwang et al, "Measurement of high-speed signal propagation characteristics in thin-film interconnections," in *Proc. IEPS Conf*, 1990, pp. 272-287.

S. Sasaki et al, "3-D electromagnetic field analysis of interconnections in copper-polyimide, multichip modules," *IEEE Trans. Components, Hybrids, Manuf. Technol.*, pp. 755-760, Dec. 1991.

R. Sulhan et al, "Thermal modeling and analysis of pin grid, arrays and multichip modules," in *Proc. SEMI-THERM Symp* 1991, pp. 110-116.

D. W. Snyder, "Thermal analysis and modeling of a copper polyimide thin-film-on-silicon multichip module packaging technology," in *Proc. Eighth IEEE SEMI-THERM Symp.*, pp 101-109.

ECTC Proceedings, recent year publications.

B. Gilbert et al, "Development of deposited multichip module with unique features for application in GaAs signal processor operating above 1 GHz clock rates," *Int. J. Microelectronic and Electronic Packaging*, pp. 144-159, 1992.

See several papers in Session 10 (...on Advanced Electrical Interconnections), in *Proc. IEPS Conf*, 1991.

R. Wagner and J. Hagge, "Improving MCM assembly yield through approaches for known good IC's," in *Proc. IEPS Conf.* 1991, pp. 882-897.

M. Mander and R. E. Tulloss, "Testability on TAP," *IEEE Spectrum*, p. 34, Feb. 1992.

K. Puttlitz, "An overview of flip-chip replacement technology on MLC multichip modules," *Int. J. Microelectronics and Electronic Packaging*, pp. 113-126, 1992.

F. Bachner et al, "Defining the interface between suppliers and users in the multichip module marketplace," in *Proc. First Int Conf. MCM's* (Denver), Apr. 1992, pp. 52-55.

R. W. Gedney, "VLSI packaging in the '90s," presented at the 1991 IEEE VLSI and GaAs Chip Packaging Workshop, Scottsdale, AZ, Sept. 30, 1991.

D. M. Andrews, "Multichip module design and manufacturing cost considerations," in *Thin Film Multichip Modules*, G. Messner, I. Turlik, J. W. Balde, and P.E Garrou, Eds. ISHM Press, 1992, ch. 15, pp. 628-629.

E. E. Davidson, "The coming of age for the MCM packaging technology," *Proc. ISHM/IEPS, Int. Conf. Multichip Modules* (Denver, CO), Apr 1, 1992, pp.103-111.

A. Kozak, "Applications of multichip modules for high speed communications interfaces," *Proc. IEEE MCMC-92*, 1992, pp. 16-18.

L. Liang et al, "High-perfomance VLSI through package-level interconnections," in *Proc. 39th Elect. Components Conf*, 1989, pp. 522-523.

D. Carey, "Variations in MCM implementation using semicustom MCM technology," in *Proc. 1991 Int. Elec. Packaging Conf.*, pp 94-106.

W. Meyers, "The drive to the year 2000," *IEEE MICRO*, pp. 10-13, 68-74, Feb. 1991.

C. A. Harper, Ed., *Electronic Packaging and Interconnect Handbook*. New York: McGraw Hill, 1991, pp. 5.3, 6.6., 6.8.

M. W. Powell, "Lithography in the 1990s: The best demonstrated practice," *Solid State Technology*, pp. 66-67, Mar. 1989.

S. Kato et al, "Application of advanced microelectronics to large-scale communication equipment," *IEEE J. Selected Areas Comm* vol. 8, pp. 1551-1564, Oct. 1990.

D. J. Kenneally, "Modeling electromagnetic environmental effects in advanced multichip and T/R modules", *GOMAC'93 Conference*, paper 9.3, New Orleans, LA, Nov. 1993.

E. Hofineister, "Microelectronics 2000, A look into the next century," *TELECOM REPORT*, vol. 12, nos. 2-3, pp. 43-46, 1989.

E. E. Davidson and G. A. Katopis, "Package electrical design," in *Microelectronics Packaging Handbook*, R. Tummala and E. Rymaszewski, Eds. New York: Van Nostrand Reinhold, 1989, pp. 111-165.

G. Weihe et al, "Enhanced high speed performance from HDI thin film multichip modules," in *Proc. IEPS*, 1989, pp. 241-275.

P. Kraynak and P. Fletcher, "Wafer-chip assembly for large scale integration," *IEEE Trans. Electron Devices*, vol. 15, pp.

A. J. Blodgett, "A multilayer ceramic multichip module," *IEEE Trans. Components Hybrids, Manuf Technol*, vol. 3, no. 4, pp. 634-637, 1980.

B. T. Clark and Y. M. Hill, "IBM multichip multilayer ceramic modules for LSI chips: Design for performance and density," *IEEE Trans. Components, Hybrids, Manuf. Technol*, vol. 3, no. 1, pp. 89-93, 1980.

C. Huang et al, "Silicon packaging: a new technique," in *Proc. IEEE Custom Int. Circuit Conf.* (Rochester, NY), May 1983, pp. 142-146.

R. K. Spielberger et al, "Silicon-on-silicon packaging," *IEEE Trans. Components, Hybrids, Manuf Technol*, Vol. 7, pp. 193-196, June 1984.

R. J. Jensen et al, "Copper/polyimide materials system for high performance packaging," *IEEE Trans. Components, Hybrids, Manuf. Technol*. vol. 7, pp. 384-393, Dec. 1984.

R. J. Jensen, "Polyimides as interlayer dielectrics for high performance interconnections of integrated circuits," *Amer. Chem. Soc. Symp. Series*, no. 346, pp. 466-483, 1987.

C. A. Neugebauer, "Approaching wafer scale integration from the packaging point of view," in *Proc. IEEE Int. Conf Computer Design* (Port Chester, NY), Oct. 1984, pp. 115-120.

C. A. Neugebauer, "Comparison of VLSI packaging approaches to wafer scale integration," in *Proc. IEEE Custom Integrated Circuits Conf.*, 1985, pp. 31-37.

R. O. Carlson and C. A. Neugebauer, "Future trends in wafer scale integration," *Proc. IEEE*, vol. 74, pp. 1741-1752, Dec. 1986.

C. A. Neugebauer and R. O. Carlson, "Comparison of wafer scale integration with VLSI packaging approaches," *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol. 10, pp. 184--189, June 1987.

C. J. Bartlett, "Advanced packaging for VLSI," *Solid-State Technol.* pp. 119-123, June 1986.

H. J. Levinstein et al, "Multichip packaging technology for VLSI-based systems," in *Proc. IEEE Int. Solid State Circuits Conf.*, Feb. 1987, pp. 224-225.

C. J. Bartlett et al, "Multichip packaging design for VLSI-based systems," *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol. 10, pp. 647-653, Dec. 1987.

M. Hatamian et al, "Fundamental interconnection issues," *AT&T Tech J.*, vol. 66, no. 4, pp. 13-30, July/Aug. 1987.

A. A. Evans and J. K. Hagge, "Advanced packaging concepts - Microelectronics multiple chip modules utilizing silicon substrates," in *Proc. SAMPE Electronic Material and Process Conf.* (Santa Clara, CA), June 1987, pp. 37-45.

J. K. Hagge, "Ultra-reliable packaging for silicon-on-silicon WSI," *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol. 12, pp. 170-179, June 1989.

J. K. Hagge, "Ultra-reliable HWSI with aluminum nitride packaging," in *Proc. NEPCON* (Anaheim, CA), Mar. 1989, pp. 1271-1283.

J. K. Hagge, "Mechanical considerations for reliable interfaces in next generation electronics," in *Proc. NAECON* (Dayton, OH), Vol. 4, May 1989, pp. 2021-2026.

R. Pound, "Digital systems and mobile phones drive telcom packaging," *Electron. Packag. Prod.*, pp. 112-120, Apr. 1985.

H. Tsunetsugu et al, "Multilayer interconnections using polyimide dielectrics and aluminum conductors," *Int. J. Hybrid Microelectron.*, vol. 8, no 2, pp. 21-26, June 1985.

A. Trigg, "Design and fabrication of silicon hybrid multichip modules," *GEC J. of Research*, vol. 7, no. 1, pp. 16-27, 1989.

J. Bailey, "Multichip development in the R.I.S.H. program," in *Proc. NEPCON* (Anaheim, CA), Mar. 1989, pp. 1293-1307.

R. W. Johnson et al, "Planar hybrid interconnection technology," in *Proc. ISHM* (Atlanta, GA), Oct. 1986, pp. 758-765.

J. K. Hagge, "State-of-the-art multichip modules for avionics," in *Proc. SPIE/OPTCON*, Nov. 1990, pp. 175-194.

R. W. Johnson, R. Teng, and J. W. Baide, Eds., *Multichip Module*. New York: IEEE Press, 1991.

B. McWilliams and D. B. Tuckerman, "Wafer-scale integration," *Lawrence Livermore Nat. Lab. Energy and Technology Rev.*, pp. 1-9, Dec. 1985.

T. Mazzullo, "Thin film hybrid circuits: Requirements for production tooling," *Printed Circuit Design*, pp. 16-19, Sept. 1989.

J. Isaac, "Staggered, stircased, and stepped (vias for multichip modules)," *Printed Circuit Design*, pp. 42@, Feb. 1991.

L. A. Bixby and D. T. DiMatteo, "Multichip modules: An alternative packaging technology," *Hybrid Circuit Technology*, pp 9-13, Dec 1990.

D. Burdeaux et al, "Benzocyclobutene (BCB) dielectrics for the fabrication of high density, thin film multichip modules," *J. Electronic Materials*, vol. 19, no. 12, pp. 1357-1366, 1990.

B. T. Merriman et al, "New low coefficient of thermal expansion polyimide for inorganic substrates," in *Proc. 39th ECC* (Houston), May 1989, pp. 159-159.

J. M. Cech et al, "Pre-imidized photoimageable polyimide as a dielectric for high density multichip modules," in *Proc. 9th Int. Conf. Photopolymers* (Ellenville, NY), Oct. 1991, pp. 401-416.

R. Rossi and P. Machiesky, "Mechanical properties of a new polyimide thin film dielectric interlayer for multichip modules," *Solid State Technology*, pp. S1-S4, Feb. 1990.

M. Sono, "Packaging technology for ASICS," *Fujitsu Scientific Tech J.* vol. 4, pp. 432-445, Dec. 1988.

Special section on advanced packaging, *Nikkei Microdevices*, vol. 12, pp. 30-60, 1989.

W. Blood, "ASIC design methodology for multichip modules," *Hybrid Circuit Technology*, pp. 20-27, Dec 1991.

I. Hirabayashi, "Microelectronic technology takes on hybrid ICs," *JEE*, pp. 58-61, Oct. 1991.

J. Reche et al, "High density multichip module fabrication," *Int. J. Hybrid Microelectronics*, vol. 13, no. 4, pp. 91-99, Dec. 1990.

G. R. Weihe, "High density multichip solutions," in *Proc. NEPCON* (Anaheim, CA), Feb. 1991, pp. 1121-1129.

T. Horton, "Multichip modules applications, driving forces and future directions," in *Proc. NEPCON* (Anaheim, CA), Feb. 1991, pp. 487-494.

W. Steingrandt and M. F. Ehman, "MCM's impact on user-supplier relationships in the 1990's," *Hybrid Circuit Technology*, pp. 24-29, Mar 1991.

A. Kozak et al, "MCMs in telecommunication designs," *Surface Mount Technology*, pp. 46-49, Mar. 1991.

J. C. Mather and J. IC Hagge, "Material requirements for packaging multichip modules," in *Proc. NEPCON* (Anaheim, CA), Feb. 1990, pp. 1135-1142.

J. C. Mather and N. Kuramoto, "Aluminum nitride packages for multichip modules," presented at ISHM Advanced Technology Workshop on Aluminum Nitride Technology, Santa Barbara, CA, Mar. 1991.

P. A. Trask, "High density multichip interconnect: Military packaging system for the 1990s," in *SPIE/OPTCON-90*, Nov. 1990, paper 1390-08.

L. E. Dolhert et al, "Performance and reliability of metallized aluminum nitride for multichip module applications," presented at ISHM Advanced Technology Workshop on Aluminum Nitride Technology, Santa Barbara, CA, Mar. 1991.

J. K. Hagge and R. J. Wagner, "Known-good ICs for MCM assembly," in *Thin Film Multichip Modules*, G. Messner, J. Balde, I. Turlik, and P. Garrou, Eds. Reston, VA: ISHM Press, 1992.

Anon., "DARPA sponsors MCMs," *Defense Electronics & Computing*, pp. 169-170, Dec. 1990.

F. D. Orr, "Multichip module standards and infrastructure," presented at IEEE/CHMT Symposium on High Density Integration in Communications and Computer Systems, Waltham, MA, Oct. 1991.

J. D. Murphy, "Multichip module technologies: A perspective," presented at IEEE/CHMT Symp. High Density Integration in Communications and Computer Systems, Waltham, MA, Oct. 1991.

D. J. Kenneally, "Modeling electromagnetic effects in MMIC's for T/R modules", in *Proc. IEEE 1993 Dual-Use Technologies and Applications Conference*, SUNY Inst. of Tech., Utica, NY, May 1993.

D. Grabbe, "Modupak: A new, low cost, high speed mcm socketing system," in *Proc. NEPCON* (Anaheim, CA), Feb. 1991, pp. 1537-1538.

H. Kent, "Multichip module connectors and sockets," in *Proc IEPS* (San Diego, CA), Sept. 1991, pp. 726-740.

R. C. Enck et al, "High thermal conductivity substrate materials," in *Proc. NEPCON* (Anaheim, CA), Feb. 1990, pp. 1153-1161.

J. E. Pascente, "X-ray inspection and testing of multichip modules," in *ISHM Proc.* (Chicago, DL), Oct. 1990, pp. 352-357.

G. Dishon, "AOI for MCMS, enhancing quality and yield," *Surface Mount Technology*, pp. 33-37, Mar. 1991.

P. Sandborn and K. Drake, "MCC project spurs MCM tool development" *EE Times*, p. 33, Nov. 4, 1991.

P. Sandborn and K. Drake, "CAD specification for multichip system packaging," in *Proc. IEEE VLSI & GaAs Chip Packaging Workshop* (Scottsdale, AZ), Oct. 1991, pp. 43-45.

J. Isaac, "MCM design tools-finishing the gaps," presented at *IEEE/CHMT Symposium on High Density Integration in Communications and Computer Systems*, Waltham, MA, Oct. 1991.

E. J. Vardaman, "A cost/performance analysis of multichip module interconnects," in *ISHM '91 Proc.*, Oct. 1991, pp. 27-32.

A. Hirschberg, "Multichip modules at teledyne microelectronics," presented at *IEEE FALCON*, Cedar Rapids, IA. Nov. 1991.

J. Condor et al, "Dual TMS 320C30 multichip module, A silicon-on-silicon 3-D memory technology prototype," in *Proc. GOMAC91*, Nov. 1991, paper 7.6, pp. 243-246.

T. W. Williams and N. C. Brown, "Defect level as a function of fault coverage," *IEEE Trans. Comput.*, vol. 30, pp. 987-988, Dec. 1981.

Anon., "At speed testing with membrane probe," *Hewlett Packard Pathways*, p. 3, Summer 1991.

J. Bond, "Membrane technology advances wafer probes," *Test & Measurement World*, p. 74, Aug. 1991.

J. Reagon et al, "Thin film hybrid technology for on-wafer probing of integrated circuits," *Hybrid Circuit Technology*, pp. 13-20, Apr. 1990.

L. Younkin, "Thin film hybrid wafer-probe card promises speed and density," *Electronics Test*, pp. 26-30, May 1989.

S. H. Pepper and G. Lehman-Lamer, "Thin-film polyimide launchers for microwave packaging," *Tektronix Microwave Times*, p. 24, June 1991.

A. J. Simon and G. L. Bailey, "Bare chip semiconductor procurement system," in *Proc. ISHM*, 1986, pp. 536-540.

A. Bindra, "Prober tests chips at Mil temperatures," *Electronic Engineering Times*, p. 11, Feb. 23, 1987.

D. C. Holderfield, "Electrical/thermal prescreening of semiconductor chips," *Hybrid Circuit Technology*, pp. 37-40, June 1989.

M. Greenstein, "A precision vertical interconnect technology," *IEEE Trans. Components, Hybrids, Manuf Technol.*, vol. 14, pp. 445-451, Sept. 1991.

K. Kimura et al, "New testing methods for high density SMT bare boards and TAB by using pressure sensitive conductive rubber," in Proc. NEPCON, Feb. 1991, pp. 235-249.

W. R. Lambert and W. H. Knausenberger, "Elastomeric connectors: Attributes, comparisons, and potential," in Proc. NEPCON, Feb. 1991, pp. 1512-1521.

Y. Nakatsuka et al, "A feasibility study on bonding techniques for a high density interconnection system," in Proc. ISHM, 1991, pp. 343-347.

J. J. Crea and P. B. Hogerton, "Development of a Z-axis film for flex circuit interconnections and TAB outer lead bonding," in Proc. NEPCON, Feb. 1991, pp. 251-259.

R. R. Reinke, "Interconnection method of LCD driver LSIs by TAB-on-glass and board-to-glass using ACF and MHS connectors," presented at 41st Electronics Components Technology Conf., Atlanta, GA, May 1991.

K. Gilleo, "Direct chip interconnect using polymer bonding," IEEE Trans. Components, Hybrids, Manuf. Technol. vol. 13, pp. 229-234, Mar. 1990.

H. Yoshigahara et al, "Anisotropic adhesives for advanced surface mount interconnection," in Proc. NEPCON, Feb. 1991, pp. 213-219.

Y. Yamaguchi and M. Kato, "Some progress in anisotropic conductive film," in Proc. NEPCON, Feb. 1991, pp. 221-233.

T. Nukii et al, "LSI chip mounting technology for liquid crystal displays," in Proc. ISHM, Oct. 1990, pp. 257-262.

K. Sakuma et al, "Chip-on-glass technology with standard alumized chip," in Proc. ISHM, Oct. 1990, pp. 250-256.

B. K. Gilbert et al, "Development of deposited multichip modules with unique features for application in GaAs signal processors operating above 1 GHz clock rates," in Proc. IEPS, 1991, pp. 526-541.

K. Hatada et al, "Micro bump assembly technology," in Proc. ISHM (Baltimore, MD), Oct. 1989, pp. 245-248.

K. Hatada and H. Fujimoto, "A new LSI bonding technology," in Proc. Electronics Components Conf., 1989, pp. 45-49.

Y. Kondoh and M. Saito, "A new CCD module using the chip-on-glass technique," in Proc. ISHM, Oct. 1990, pp. 487-494.

J. H. Lau et al, "Overview of tape automated bonding technology," Circuit World, vol. 16, no. 2, pp. 5-24, 1990.

W. C. Whitworth and P. Rima, "A complex TAB for space hybrids," in *Proc. ISHM* (Baltimore, MD), Oct. 1989, pp. 614-619.

R. B. Scott, "Keys to the coming Tab technology wave: Testability and reliability," *Surface Mount Technology*, pp. 15-17, June 1990.

H. Markstein, "Research consortium produces TAB multichip module," *Electronic Packaging and Production*, p. 13, July 1990.

J. P. Joseph and M. A. Kniffen, "Designing TAB interconnect for the VAX 9000 computer," *Connection Technology*, PP. 23-33, Dec. 1990.

D. Carey and L. Paradiso, "A collaborative VHSIC multichip module desip using programmable copper polyimide interconnect," in *Proc. GOMAC*, 1990, paper 15.4.

T. Moravec et al, "Multichip modules for today's VLSI circuits," *Electronic Packaging & Production*, pp. 48-53, Nov. 1990.

D. L. Frew and P. L. McCarley, "Tri-TMS320C30 multichip module," in *Proc. GOMAC '90*, 1990, paper 15.6.

P. A. Collier, "Chip attach for silicon hybrid multichip modules," in *Proc. IEEE/ISHM'90 IEMT Symp.* (Italy), pp. 53-62, 1990.

L. DiFrancesco, "TAB implementation: A military user's perspective," *Surface Mount Technology*, pp. 52-54, July 1990.

K. G. Heinen et al, "Multichip assembly with flipped integrated circuits," *IEEE Trans. Components, Hybrids, Manuf Technol.*, vol. 12, pp. 650-657, Dec. 1989.

M. S. Lin et al, "Cryogenic performance of a CMOS 32-bit microprocessor subsystem built on the silicon-substrate-based multichip packaging technology," *Electron Lett.*, vol. 20, no. 14, pp. 1025-1026, 5 July 1990.

H. Schettler, "Passive silicon carrier design and characteristics," in *Proc. Electronic Components Technol Conf*, May 1990, pp. 559-561.

A. R. Corless, "Recent developments in silicon hybrid multichip modules," in *Proc. IEEE/CHMT '89 IEMT Symp*, 1989, pp. 111-117.

N. G. Koopman et al, "Controlled collapse chip connection (C4)," in *Microelectronics Packaging Handbook*, R. Tummala and E. Rymaszewski, Eds. New York:, Van Nostrand Reinhold, 1989, p. 381.

R. LeFort and T. Constantinou, "Flip chips improve hybrid capability," *Hybrid Circuit Technology*, pp. 44-46, May 1990.

J. L. Chu et al, "A 128 kb CMOS static random-access memory," *IBM J. Res. Develop.*, vol. 35, no. 3, pp. 321-329, May 1991.

F. A. Lindberg, "Wirebonded printed circuit assembly," *Printed Circuit Assembly*, pp. 10-13, Feb. 1989.

C. D. Smitherman and J. Rates, "Methods for processing known-good die," presented at *IEPS-ISHM Multichip Module Conf.*, Denver, CO, Apr. 1992.

J. Byrum and H. Duryea, "Benefits of miniature chip carriers," *Circuits Manufacturing*, June 1984.

D. Perry, "Solving the performance puzzle," *Circuits Assembly*, pp. 25-33, May 1991.

J. Y. Hagge and R. J. Wagner, "Assuring known-good ICs for MCM assembly," presented at *ISHM MCM Advanced Technology Workshop*, Ogunquit, ME, June 1991.

I. Inoue et al, "Micro carrier for LSI chip used in the Hitachi M-880 processor group," *IEEE ECTC*, p. 704, May 1991.

D. Akihiro et al, "Packaging technology for the NEC SX3/SX-X supercomputer," *IEEE ECTC*, pp. 525-533, May 1990.

C. Val., "The 3-D N-chip cubic interconnection assembly technology," *Proc. Semicon/Europa* (Zurich, Switzerland), Mar. 1990, pp. 290-300.

C. Val and T. Lemoine, "3-D interconnection for ultra-dense multichip modules," *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol. 13, pp. 814-821, Dec. 1990.

C. Val, "The 3-D interconnection applications for mass memories and microprocessors," in *Proc. IEPS*, Sept. 1991, pp. 851-860.

"Nanopack" from CFG, Switzerland. Contact: Alan Bertaux, ABCO Enterprises, 3450 Ellicott Center Drive, Suite 203, Ellicott, MD, 21043.

C. A. Neugenbauer, "High performance interconnection between VLSI chips," *Solid State Technology*, pp. 93-98, Nov. 1988.

R. Carlson et al, "A high density copper/polyimide overlay interconnection," in *Proc. IEPS* (Dallas, TX), Nov. 1988, pp. 793-804.

L. Levinson, "High density interconnects using laser lithography," in *Proc. NEPCON* (Anaheim, CA), Mar. 1989, pp. 1319-1330.

R. A. Fillion et al, "Bare chip test techniques for multichip modules," in *Proc. EIA Electronic Components Technol Conf.*, May 1990, pp. 554-558.

R. A. Fillion et al, "Status and update on the GE multichip module technology," presented at *Wescon*, 1990.

S. T. Babs et al, "Bonded interconnect pin technology, A bare chip connection process for multichip modules," in *Proc. NEPCON* (Anaheim, CA), Feb. 1991, pp. 1167-1177.

D. Maliniak, "Bare chip attachment method spreads I/O, permits pretesting," *Electronic Design*, pp. 32-33, May 23, 1991.

R. Iscoff, "MCMS: Packaging's final frontier?" *Semiconductor Int.*, pp. 64-68, Sept. 1991.

K. M. Butler and M. R. Mercer, *Assessing Fault Model and Test Quality*. Boston: Kluwer Academic 1991.

R. L. Wadsack, "Fault coverage in digital integrated circuits," *Bell Syst. Tech. J.*, vol. 47, pp. 1475-1480, May-June 1978.

D. Griffin, "Estimation of dc stuck-fault quality levels through application of a mixed poisson model," in *Proc. Int. Conf. Circuits and Computers* (Port Chester, NY), Oct. 1-3, 1980, pp. 1099-1102.

D. J. Kenneally, "Some design-for-testability issues in multichip modules", in *Proc. IEEE 1993 Dual-Use Technologies and Applications Conference*, SUNY Inst. of Tech., Utica, NY, May, 1993.

R. L. Wadsack, "VLSI: How much fault coverage is enough?" in *IEEE Test Conf. Dig. Papers*, Oct. 1981.

V. D. Agrawal, S. C. Seth, and P. Agrawal, "LSI product quality and fault coverage," in *Proc. 18th Design Automat. Conf.* (Nashville, TN), June 29-July 1, 1981, pp. 196-203.

S. C. Seth and V. D. Agrawal, "Forecasting the reject rate of tested LSI chips," *IEEE Electron Device Lett.*, vol. 2, pp. 286-287, Nov. 1981.

V. D. Agrawal, S. C. Sheth, and P. Agrawal, "Fault coverage requirements in production testing of LSI circuits," *IEEE J. Solid State Circuits*, vol. 17, pp. 57-61, Feb. 1982.

E. J. McCluskey and F. Buelow, "IC quality and test transparency," *IEEE Trans. Ind. Electron.*, pp. 197-202, May 1989.

R. A. Harrison, "Logic Fault Verification of LSI: How it benefits the user," in *Proc. WESCON*, 1980.

G. Daniels and W. C. Bruce, "Built-in self-test trends in Motorola microprocessors," *IEEE Design and Test*, pp. 64-71, Apr. 1985.

E. S. Park, B. Underwood, T. W. Williams, and M. R. Mercer, "Delay testing quality in timing-optimized designs," in *Proc. 1991 Int. Test Conf.* (Nashville, TN), Oct. 28-Nov. 1, 1991, pp. 897-905.

A. K. Pramanick and S. M. Reddy, "On the detection of delay faults," in *Proc. Int. Test Conf.*, 1988, pp. 845-856.

J. A. Waicukauski, E. Lindbloom, B. K. Rosen, and V. S. Iyengar, "Transition fault simulation by parallel pattern single fault propagation," in Proc. 1986 IEEE Int. Test Conf. (Philadelphia, PA), 1986, pp. 543-549.

Y. Levendel and P. R. Menon, "Transition faults in combinational circuits: Input transition test generation and fault simulation," in Digest of Papers, Fault-Tolerant Computing Systems 16 (Vienna, Austria), 1986, pp. 478-283.

E. S. Park, M. R. Mercer, and T. W. Williams, "Statistical delay fault coverage and defect level for delay faults," in Proc. Int. Test Conf., 1988, pp. 492-499.

E. S. Park and M. R. Mercer, "An efficient delay test generation system for combinational logic circuits," in Proc. 27th ACM/IEEE Design Automat. Conf. (Orlando, FL), June 24-28, 1990, pp. 522-528.

H. Fujiwara and T. Shimono, "On the acceleration of test generation algorithms," IEEE Trans. Computer., vol. 32, no. 12, pp. 1137-1144.

P. Goel and B. C. Rosales, "PODEM-X: An automatic test generation system for VLSI logic structures," in Proc. 18th Design Automation Conf., June 1981, pp. 260-268.

W. T. Cheng and T. J. Chakraborty, "Gentest: An automatic test-generation system for sequential circuits," IEEE Computer Magazine, pp. 43-49, Apr. 1989.

S. Mallela and S. Wu, "A sequential circuit test generation system," in Proc. Int. Test Conf., Nov. 1985, pp. 57-61.

R. A. Mariett, "EBT: A comprehensive test generation technique for highly sequential circuits," in Proc. 15th Design Automation Conf., June 1978, pp. 335-339.

H. Fujiwara, *Logic Testing and Design-For-Testability*. Cambridge, MA: MIT Press, 1985.

E. B. Eichelberger, E. Lindbloom, J. D. Waicukauski, and T. W. Williams, *Structured Logic Testing*. Englewood Cliffs, NJ: Prentice-Hall, 1991.

J. H. Stewart, "Future testing of large LSI circuit cards," in Dig. Papers 1977 Semi. Test Symp., pp. 6-17.

H. Ando, "Testing VLSI with random access scan", in Proc. COMPCON, 1980, pp. 50-52.

V. D. Agrawal et al, "Designing circuits with partial scan," IEEE Design & Test of Computers, vol. 5, pp. 8-15, Apr. 1988.

IEEE Std. 1149.1-1990 "Standard Test Access Port & Boundary Scan Architecture," IEEE Standards Board, 345 East 47th Street, New York, NY 10017, May 1990.

R. M. Sedmak, "Built-in-self-test pass or fail?", *IEEE Design and Test*, pp. 17-19, Apr. 1985.

B. Koenemann, J. Mucha, and G. Zwiehof, "Built-in logic block techniques," in *Proc. IEEE Int. Test Conf.*, 1979, pp. 37-41.

P. H. Bardell et al, *Built-In-Test for VLSI Pseudorandom Techniques*. New York: Wiley, 1987.

D. L. Crook, "Evolution of VLSI reliability engineering," presented at IEEE/IRPS, 1990.

M. Davis and F. Haas, "Inline wafer level reliability monitors," *Solid State Technology*, pp. 107-1 10, May 1989.

R. R. Fritzemeier et al, "Fundamentals of testability: A tutorial," *IEEE Trans. Ind. Electron.*, vol. 36, no. 2, P. 117, May 1989.

S. L. Hurst, "VLSI testing and testability considerations: An overview," *Microelectronics J.*, vol. 19, no. 4, pp. 57-69, 1988.

C. F. Hawkins et al, "The VLSI circuit test problem: A tutorial," *IEEE Trans. Ind. Electron.*, vol. 36, no. 2, pp. 11 1-1 16, May 1989.

H. T. Nagle et al, "Design for testability and built in self test: A review," *IEEE Trans. Ind. Electron.*, vol. 36, no. 2, p. 129, May 1989.

L. Burgess, "Who's who in Mil/aero ASIC design," *Military & Aerospace Electronics*, pp. 33-35, Nov. 1991.

C.M. Maunder and R. E. Tulloss, "Testability on tap," *IEEE Spectrum*, pp. 34-37, Feb. 1992.

C. W. Hoover et al, "The technology of interconnection," *AT&T Tech. J.*, vol. 66, no. 4, pp. 2-12, July/Aug. 1987.

C. Hilbert and C. Rathmell, "Design and testing of high density interconnection substrates," in *Proc. NEPCON* (Anaheim, CA), Feb. 1990, pp. 1391-1403.

S. D. Golladay et al, "Electron-beam technology for open/short testing of multichip substrates," *IBM J. Res. Develop.*, pp. 250-259, Mar-May 1990.

L. Salmon, "Using discrete resistors and capacitors for multichip modules," presented at *NEPCON*, Anaheim, Feb. 1991.

R. K. Scannell, "TAB technology for miniature multiprocessor high speed interceptors,' in *Proc. ITAB*, 1992.

R. Tummala and G. Rymaszewski, Eds., *Microelectronics Packaging Handbook*. New York: Van Nostrand Reinhold, 1989, pp. 380-383.

R. W. Bassett et al, "Testing and diagnosis of high-density CMOS multichip modules," in Proc. IEEE Computer Society Multichip Module Workshop (Santa Cruz), Mar. 1991, pp. 108-113.

L. Alton and R. Kuntz, "High performance test socket system for 35 mm TAB devices," in Proc. ISHM, 1991, pp. 348-352.

J. Condor et al, "Dual TMS320C30 multichip module, A silicon-on-silicon, 3-D memory technology prototype," Proc. GOMAC, Nov. 1991, pp. 243-246.

T. Kawakita and H. Hatada, "Application of transferred bump TAB technology to large size, multi-pin and fine pitch LSI chip," in Proc. ISHM, 1991, pp. 328-332.

G. G. Harman, *Wire Bonding in Microelectronics*. Reston, VA: ISHM Press, 1989.

G. G. Harman, "Towards six sigma and fine pitch," in Proc. IEEE VLSI GaAs Chip Packaging Workshop (Scottsdale, AZ), Sept. 1991, p. 28.

D. Lang, "Cost effectiveness of nCHIP's MCM technology," in Proc. IEEE Computer Society Multichip Module Workshop (Santa Cruz), Mar. 1991, pp. 16-23.

J. Chang et al, "Rework-of multichip modules," in Proc. Surface Mount Int. (San Jose, CA), Aug. 1991.

K. Puttlitz, "An overview of flip-chip replacement technology on MLC multichip modules," in Proc. IEPS, Sept. 1991, pp. 909-927.

J. C. Mather and G. Minogue, "Robust aluminum nitride package technology for multichip modules," in Proc. Surface Mount Int. (San Jose, CA), Aug. 1992.

R. W. Basset et al, "High-density multichip module testing and diagnosis," in Proc. IEEE Int. Test Conf., 1991, pp. 530-539.

P. T. Wagner, "Interconnect testing with boundary-scan," in Proc. IEEE Test Conf, 1987, pp. 52-57.

W. Chang, J. Lewandowski, and E. Wu, "Diagnostics for wiring interconnects," in Proc. IEEE Int. Test Conf, 1990, pp. 565-571.

C. Yau and N. Jarwala, "A unified theory of designing optimal test generation and diagnosis algorithms for board interconnects," in Proc. IEEE Int. Test Conf, 1989, pp. 318-324.

N. Jarwala, and C. Yau, "A new framework for analyzing test generation and diagnosis algorithms for wiring interconnects," in Proc. IEEE Int. Test Conf, 1989, pp. 310-317.

P. Goel and T. McMahon, "Electric chip-in-place," in Proc. IEEE Int. Test Conf., pp. 83-90, 1982.

D. J. Kenneally, D. S. Koellen, and S. Epshtain, "RF upset susceptibility of CMOS and low power Schottky, 4-bit magnitude comparators," in *Proc. of IEEE Int. Symp. on Electromagnetic Compatibility*, Washington, DC, Aug 1990, pp. 671-677.

D. J. Kenneally, D. S. Koellen, and S. Epshtain, "RF upset susceptibility of CMOS and low power Schottky, D-type flip-flops," in *Proc. of IEEE Int. Symp. on Electromagnetic Compatibility*, Denver, CO, May 1989, pp. 190-195.

A. Hassan, J. Rajski, and V. Agarwal, "Testing and diagnosis of interconnects using boundary scan architectures," in *Proc. IEEE Int. Test Conf.*, pp. 126-137, 1988.

R. Wagner, "Advanced packaging, the test challenge of the 90s," in *Proc. Schlumberger Test/User's Conf.*, pp. 1-7, Nov. 1990.

R. J. Wagner and J. K. Hagge, "Improving MCM assembly yields through approaches for known-good ICs," in *Proc. IEPS*, Sept. 1991.

R. E. Tulloss and C. W. Yau, "Boundary-scan for assembled multichip modules," in *Proc. ISHM*, pp. 364-369, Oct. 1990.

R. Vutukuru et al, "Boundary scan test structures and test bench compilation in a multichip module synthesis system," presented at *IEEE Multichip Module Conf.*, Santa Cruz, CA, Mar. 1992.

R. R. Tummala and E. J. Ryamaszewski, *Microelectronics Packaging Handbook*, New York: Van Nostrand-Reinhold, pp. 3-5, 1989.

K. Tokouchi, N. Kamahara, and K. Niwa, "Packaging technology for high speed computers-multilayer glass/ceramic circuit board," in *Proc. Int. Symp. Microelectronics (ISHM)* (Orlando, FL), pp. 183-186, 1991.

G. Messner, "Cost-density analysis of interconnections," *IEEE Trans. Components, Hybrids, Manuf. Technol.*, vol. 10, pp. 143-151, June 1987.

R. R. Tummala, H. R. Potts, and S. Ahmed, "Packaging technology for IBM's latest mainframe computers," in *Proc. 41st Electronic Components & Technology Conf.* (Atlanta), 1991, pp. 682-688.

F. Kobayashi et al, "Hardware technology for Hitachi M880 processor group," in *Proc. 41st Electronic Components & Technology Conf.* (Atlanta), 1991, pp. 693-703.

A. Dohya, T. Watari, and H. Nishimori, "Packaging technology for the NEC SX-3/SX-X supercomputer," in *Proc. 40th Electronic Components & Technology Conf.*, 1990, pp. 525-533.

D. L. Crook, "Evolution of VLSI reliability engineering," in *Proc. 2nd European Symp. Reliability of Electronic Devices* (Bordeaux, France), 1991, pp. 293-312.

A. Blodgett "Microelectronics packaging," *Scientific American*, vol. 249, pp. 86-96, July 1983.

B. E. Blake and S. Ahmed, "Developing manufacturable products," in *Proc. NEPCON*, 1991, pp. 265-271.

W. H. Knausenberger and L. Schaper, "Interconnection costs of various substrates - The myth of cheap wire," *IEEE Trans. Components, Hybrids, Manuf. Technol.* vol. 7, Sept. 1984.

V. K. Nagesh, D. Miller, and L. Moresco, "A comparative study of interconnect technologies," in *Proc. 9th Int. Electronics Packaging Conference*, vol. 1, 1989, pp. 199-208.

Plastic Cavity Package, New Product Announcement, Texas Instruments, 1991.

"Multichip module (MCM) markets and applications," *Electronic Trend Publication*, Saratoga, CA, 1991.

E. Davidson and G. Katopis, "Package electrical design," in *Microelectronics Packaging Handbook*, R. R. Tummala and E. J. Rymasewski, Eds. New York: Van Nostrand-Reinhold, 1989.

T. A. Lane, F. J. Belcourt, and R. J. Jensen, "Electrical characteristics of copper-polyimide thin film multilayer interconnects," *IEEE Trans. Components, Hybrids, Manuf. Technol.* vol. 12, pp. 577-585, Dec. 1987.

P. Dunbeck, "Digital's multichip unit: the performance packaging answer," *Electronics Design*, pp. 79-80, Aug. 1990.

H. Wessely et al, "Electronic packaging in the 1990s: the perspective from Europe," in *Proc. 40th Electronic Components and Technology Conf.*, 1991, pp. 272-284.

N. G. Koopman, T. C. Reiley, and P. A. Totta, "Chip-to-package interconnections," in *Microelectronics Packaging Handbook*, R. R. Tummala and E.J. Rymasewski, Eds. New York: Van Nostrand-Reinhold, 1989, pp. 361-453.

R. R. Tummala, "Ceramic and glass-ceramic packaging in the 1990s," *J. Amer. Ceramic Soc.*, vol. 74, no. 5, pp. 895-908, 1991.

R. Traskos and S. C. Lankard, "Fluorocomposite multichip module," in *Proc. Int. Electronic Packaging Conf.*, vol. 1, 1989, pp. 221-230.

J. K. Hagge, "Ultra-reliable packaging for silicon-on-silicon WSI," in *Proc. 38th Electronic Components Conf.*, 1988, pp. 282-292.

Y. Tsukada and K. Yamancka, "Surface laminar circuit packaging," presented at the *ECTC*, 1992.

T. F. Redmond, C. Prasad, and G. A. Walker", "Polyimide copper thin film redistribution on glass-ceramic/copper multilevel substrates," in *Proc. 41st Electronic Components & Technology Conf.*, 1991, pp. 689-692.

S. K. Ray, K. Beckham, and R. Master, "Flip-chip interconnection technology for advanced thermal conduction modules," in *Proc. 41st Electronic Components & Technology Conf.*, 1991, pp. 772-778.

C. Hilbert and C. Rathneil, "Design and testing of high density interconnection substrates" in *Proc. NEPCON West*, 1990, pp. 267-280.

J. P. Rohrbaugh and R. H. Pursley, "X-Band T/R module conducted interference, simulation, and measurements," Georgia Inst. of Tech., Final Report (summer research program/Rome Laboratory) June 1992, AFOSR, Boling AFB, Wash. DC., pp. 19-1 to 19-20, and Appendices A-D.

G. W. Pan et al, "Simulation of high-speed, high-density digital interconnects in single chip packages and multichip modules," *IEEE Trans. Components, Hybrids, Manuf. Technol.* vol. 15, pp. 465-477, Aug. 1992.

Shih-Yuan Yu and Fang-Lin Chao, "Signal distortion and EM radiation of clock distribution net on multichip modules," in *Proc. IEEE Int. Symp. on Electromagnetic Compatibility*, Cherry Hill, NJ, Aug 1991, pp. 416-417.

J. M. Aubert, "Boundary scan modification to enhance multichip module testing," in *Proc. IEEE 1992 Nat. Aero. and Electronics Conf.*, NAECON 92, Dayton, OH, May 1992, pp. 979-984.

J. Koeter and S. Sparks, "Interconnect testing using BIST in IEEE 1149.1 designs," in *Proc. Fourth Annual IEEE Int. ASIC Conf.*, Rochester, NY, Sept 1991, pp. 11-21.

J. Trent, "A complete test strategy for MCMs," *Test*, vol. 14, no. 8, pp. 44-46, Oct 1992.

C. R. Sellenger and C. K. Vakirtzis, "IBM ES/9000 buried engineering change modeling for verification (MCM)," in *Proc. 1992 IEEE Multichip Module Conf. MCMC-92*, Santa Cruz, CA, Mar 1992, pp. 167-170.

R. C. Bracken et al, "Multi-chip modules: a comparative study - phase I: system design and substrate selection," *Ninth Biennial University/Government/Industry Microelectronics Symp.*, Melbourne, FL, June 1991, pp. 232-237.

D. Zhou, F. Tsui, J. S. Cong, and D. S. Gao, "Distributed RLC model for MCM layout," in *Proc. 1993 IEEE Multi-chip Module Conf. MCMC-93*, Santa Cruz, CA, Mar 1993, pp. 191-197.

T. Gabara et al, "I/O CMOS buffer set for silicon multichip modules (MCMs), in *Proc. 1993 IEEE Multi-chip Module Conf. MCMC-93*, Santa Cruz, CA, Mar 1993, pp. 147-152.

H. Liao and W. W. Dai, "Wave spreading evaluation of interconnect systems," in Proc. 1993 IEEE Multi-chip Module Conf. MCMC-93, Santa Cruz, CA, Mar 1993, pp. 128-133.

O. Wing and L. Hong, "Lumped approximation of the characteristic impedance of the RLGC transmission line with error analysis," in Proc. 1993 IEEE Multi-chip Module Conf. MCMC-93, Santa Cruz, CA, Mar 1993, pp. 117-122.

J. Peeters, E. Beyne, and G. Braendli, "Broad band loss model for MCM interconnects," in Proc. 1993 IEEE Multi-chip Module Conf., MCMC-93, Santa Cruz, CA, Mar 1993, pp. 111-116.

M. Gdula et al, "High density overlay interconnect (HDI) delivers high frequency performance for GaAs systems," in Proc. 1993 IEEE Multi-chip Module Conf., MCMC-93, Santa Cruz, CA, Mar 1993, pp. 33-38.

R. J. Wojnarowski, R. A. Fillion, B. Gorowitz, and R. Saia, "Three dimensional hybrid wafer scale integration using the GE high density interconnect technology," in Proc. of 5th Annual IEEE Int. Conf. on Wafer Scale Intergration, San Francisco, CA, pp. 309-317.

R. A. Fillion et al, "Multichip modules - chips first vs. chips last analysis," in Proc. ISHM'92, Proc. of 1992 Int. Symp. on Microelectronics (SPIE vol. 1847), San Francisco, CA, Oct 1992, pp. 391-400.

B. Ozmat, "Interconnect technologies and the thermal performance of MCM," IEEE Trans. Components, Hybrids, Manuf. Tech., vol. 15, no.5, pp. 860-869, Oct 1992.

M. Gdula, W.P. Kornrumpf, and B. K. Gilbert, "An overlay interconnect technology for 1 GHz and above MCMs," in Proc. 1992 IEEE Multi-chip Module Conf. MCMC-92, Santa Cruz, CA, Mar 1992, pp. 171-174.

B. K. Gilbert et al, "Development of deposited multichip modules with unique features for application in GaAs signal processors operating above one GHz clock rates," Int. J. Microcircuits and Electronics Packaging, vol. 15, no.3, pp. 144-159, 1992.

R. C. Frye and H. Z. Chen, "Optimal self-damped lossy transmission line interconnects for multichip modules," IEEE Trns. Circuits and Systems II: Analog and Digital Signal Processing, vol. 39, no.11, pp.765-771, Nov 1992.

O. C. Woodard, Sr., "High density interconnect verification of unpopulated multichip modules," in Proc. of Eleventh IEEE/CHMT Int. Elect. Manuf. Conf., San Francisco CA, Sep 1991, pp. 434-439.

R. J. Levin, "Conducted interference simulations results for a General Electric Soft Part Analogous Module (SPAM)", Georgia Inst. of Tech., Final Report, Summer Extension Program (Rome Laboratory) July 1993, pp. 11-1 to 11-19, Contract No. F49620-90-0076, AFOSR, Bolling AFB, Washington, D.C.

J. P. Rohrbaugh, "Conducted interference measurement results for a General Electric Soft Part Analogous Module (SPAM)", Georgia Inst. of Tech., Final Report, Summer Extension Program (Rome Laboratory) July 1993, pp. 14-1 to 14-15, Contract No. F49620-90-0076, AFOSR, Bolling AFB, Washington, D.C.

G. Krieger, "Nonuniform ESD current distribution due to improper metal routing", *Journal of Electrostatics*, vol. 29, pp. 41-53, Dec. 1992.

X. Guggenmos and R. Holzner, "A new ESD protection concept for VLSI CMOS circuits", *Journal of Electrostatics*, vol. 29, pp. 21-39, Dec. 1992.

C. Wu, M.D. Ker, C. Lee, and J. Ko, "A new on-chip ESD protection circuit with dual parasitic SCR structures for CMOS VLSI", *IEEE Jour. of Solid State Circuits*, vol. 27, pp. 274-280, Mar. 1992.

T.L. Welsher, T.J. Blondin, G.T. Dangelmayer, and Y. Smooha, "Design for electrostatic-discharge (ESD) protection in telecommunications products", *AT&T Technical Journal*, vol. 69, pp. 77-96, 1990.

C. Duvvury, R.N. Roundtree, and R.A. McPhee, "ESD protection circuits - design and layout issues for VLSI circuits", *IEEE Trans. on Industry Applications*, vol. 25, pp. 41-47, 1989.

X. GLOSSARY OF MULTICHP MODULE RELATED TERMS

ADAPTIVE DIAGNOSTICS A methodology of diagnostics wherein the strategies used for test generation, control, and observability will change and adapt to observed patterns in the resulting test data, in order to minimize the total test time and cost.

ADMISSIBLE PORT Any port or discrete pin pair on an MCM or its constituent circuits which permits entry of electromagnetic energy when operating in its intended environment.

ANALOG (OR LINEAR) An attribute of a circuit or module that describes a continuum of time and waveform levels necessary to perform its circuit function.

ATE Automatic test equipment.

ATS Automatic test system.

BASELINE The final status of a design or product as intended by the designer that performs in compliance with the specification.

BASELINE PERFORMANCE The set of measured or specified parameters that describe or characterize the normally intended operation of an item within its "designed-to" performance envelope: validated design performance of an item.

BED-OF-NAILS TESTER A planar array of spring loaded pins that make pressure and electrical contacts with the IC chip pins: an array of tester probes for isolating and controlling input test vectors, and detecting the subsequent test responses.

BISC Built-in-self-check is a design feature where an item under test has capabilities embedded to verify its logic states during operation.

BIST Built-in-self-test is a design feature where an item under test has capabilities embedded to do its own complete diagnostic testing.

BIT Built-in-test; a design feature where an item under test has some capabilities embedded to do its own testing or checking.

BS A boundary scan implementation for test diagnostics in which all the gates of the IC or module under test are interconnected together to form a daisy chain shift register: controllability and observability are provided by embedding extra gates or test cells near or around the IC or module pins (hence a "boundary").

BUS-STRUCTURED ARCHITECTURE A way of logically partitioning the functions of a logic system by interconnecting the functions with bidirectional paths for common data exchange: common busses are data, address and control.

C3 Abbreviation for Command, Control, and Communications assets and tactics; usually in a military sense.

C4 See C3 with additional Computer assets and tactics.

C3I See C3 with additional Intelligence assets and tactics.

CND Means a "cannot duplicate" fault condition of a component that fails in service but does not fail during simulated test: a transient (or "intermittent") fault event observed in a field operation that cannot be repeated in a maintenance environment.

CONTROLLABILITY An attribute of testing in which the unknown initial state of a CUT can be easily set to a desired state consistent with the test to be performed: ability to set all the initial conditions to some known vectors prior to testing.

COUPLED NOISE Unwanted electromagnetic interactions between signal lines close enough for capacitive or magnetic coupling effects to occur: signal lines themselves may carry unintended, extraneous environmental signals in addition to the desired ones.

CTE Coefficient of thermal expansion: a critical factor in determining heat generated stresses in polymer dielectrics and other structures in multilayer MCMs.

CULTURE A currently popular term used to describe a condition where many pragmatic procedures (i.e., accepted methods of the technology business) have become so widely used, accepted, and unquestioned (!) that they have become ingrained into the social, contemporary mindset.

CUT Circuit under test.

DAISY CHAIN A shift-register mode of testing in which all scan test flip-flops of an IC under test are effectively connected together in a serial chain and which can sequentially shift out arbitrary test patterns previously loaded and stored in the FFs.

AD HOC DESIGN-FOR-TEST Methods and testability designs for a specific and particular, local circuit function and which are generally not applicable nor portable to other designs.

DEGATING LOGIC Added logic gates on a chip to disable or disconnect one portion of the logic under test from another portion.

DELTA-I NOISE Wide band, switching noise spectra generated in equivalent inductive elements of digital circuits and modules by high speed, current switching transients.

DELTA-V NOISE Wide band, switching noise spectra generated in equivalent capacitive elements of digital circuits and modules by high speed, voltage switching transients.

DFR Design for (product) reliability is an up front, rigorous design process for achieving and validating specific reliability goals with specific fabrication and packaging technologies.

DFT Design-for-test is rigorous, structured process of achieving an optimal, cost effective degree of product testability.

DIAGNOSTIC TESTING Methodology and assets of testing needed to interrupt, detect, localize, record and correct performance faults or defects as parameter departures from the functional baselines.

DIGITAL An attribute of a circuit or module that describes a finite set of discrete time and discrete waveform levels (usually binary) which are necessary to perform its logic function.

DISTRIBUTED TESTING An approach to embedded testing that puts the test cells needed for generation, control, observability as close as possible to cover a maximum number of test nodes.

E3 or ELECTROMAGNETIC ENVIRONMENTAL EFFECTS The functional performance, degradation and failure responses from an operating circuit or system when it is exposed to EM environments that are outside of and extraneous to the intended design envelope.

EM Electromagnetic; usually with "fields".

EM SUSCEPTIBILITY Spectral functions or measured data that describe threshold levels and frequencies of an operating port which if exceeded by extraneous signal spectra from the EM environment will cause interference (EMI) effects at the same or other port: acceptable performance is usually restored when the offending environmental sources are removed.

EMC ASSURANCE A measure of user confidence that a product meets stated (EMI) safety margins for performance, or is in compliance with stated standards and regulations, achieved by intrinsic design and validated by formal test.

EMC Electromagnetic compatibility is the quantitative assurance that a system or circuit operating in its intended electromagnetic environment, performs as intended without causing or itself being a victim to electromagnetic interference.

EME Electromagnetic environment is set of spectral, temporal, and spatial characterizations of electromagnetic energy and power fields that normally surround and permeate the vicinity of an operating system or circuit: sources of EM environments can be system internal or external, intended or unintended, friendly or unfriendly emitters of electromagnetic energy.

EMI Electromagnetic interference is the response or effects of extraneous EM energy from any unintentional source(s) that cause any an unacceptable but recoverable response, degradation, upset, or malfunction in an operating system or circuit.

EUT Equipment under test.

FLOPS Floating point operations per second is a common metric to describe the speed on a digital processor: often with M for Mega (10^6) or G for Giga (10^9).

FUNCTIONAL TESTING The test methodology and assets needed to determine that an item performs to the design baselines in its intended environment as the designer intended.

GE-HDI General Electric High density Interconnect process is a proprietary process for interconnecting bare IC chips by imbedding and bonding them into a ceramic substrate.

GIMADS Generic Integrated Maintenance And Diagnostics System is a government initiative which attempts to combine innovative design-for-test with integrated logistical support.

GOLD CIRCUIT A reference circuit whose functional "goodness" has been previously established and which is used as the acceptance benchmark for comparative performance testing: response vectors from testing "gold circuits" are, by definition, always "correct" for any valid input test vector.

ID Integrated, or integrating diagnostics are loose terms that encompasses all technologies and components which are required to build, field, support and operate a modern system.

IMOD Intermodulation is a waveform distortion, nonlinear effect due to an electromagnetic environment in which the rf carrier of an interferer mixes with the desired signal; a scalar effect with both waveforms at the intended input port of the victim.

IN-CIRCUIT TESTING Another way of saying embedded diagnostics where each chip in a module or on a board is testably isolated and independent from the other ICs that happen to be present in the same module or on the same board: chips not under test are either disabled or are set to some known states.

INFORMATION AUTHORITY The administrative level in a maintenance structure that temporarily has the most test information about a system or product at any given time is the "authority".

IPD Integrated product development.

LEVEL-SENSITIVE A digital circuit is level-sensitive when its steady state response to valid input state changes is independent of any internal circuit delays: steady state response is the final state or values of all logic gate outputs after all change activity has terminated.

LEVELS OF INDENTURE A term to indicate that something can be subdivided into smaller pieces which themselves are again further divisible, etc. The use context of indenture comes from paragraph indenting commonly done in technical style writing.

LEVERAGING Another term that refers to a multifold increase in magnitude of some attribute, parameter, or capability of a system because of a minor change in another: military people may call it a "force multiplier" where capability to deploy only a few smart weapon systems is considered to match or outnumber a numerically superior but dumber (i.e. not similarly equipped with smart weapons) enemy force.

LRM Line repairable module.

LRU Line repairable unit, or sometimes "least" meaning one level above throw away.

MAINTENANCE LEVELS Air Force maintenance usually denoted "O" (organizational), "I" (Intermediate), or "D" (depot): O-level is on-base, I-level in-theater, and D-level Air Logistics Centers.

MCM A Multichip module is usually made up of insulating tiers of passivated substrates which contain the chip devices; IC devices in the tiers are interconnected in wiring planes and the tiers are usually interconnected vertically at edges and vias.

MCM FUNCTIONS It is generally agreed that the purpose of MCM packaging is to provide a stable and cost effective, protective environment for high density, high speed IC chips and components to perform reliably and with electromagnetic immunity.

MCM-L, -D, -C, -P (etc) Multichip modules fabricated with an L, D, C, P, and etc. technologies where L is a laminated, board-like technology in which chips are bonded by flip-chip, TAB, or wire; D is deposited thin film technology that uses polymers and metal to interconnect prepackaged chips; C is the silk screen, printed ceramic, thick film technology to interconnect the chips; P is a form of lamination process that uses plastic, quad packaged chips mounted on molded compounds and lead frames.

MCM-XY A generic multichip module fabricated with combinations of different technologies identified in MCM-L...P; i.e., MCM-DC.

MIPS Million instructions per second or $10^6 / [(\text{cycle time in sec}) \times (\text{cycles per instruction})]$; a speed quality factor for a digital processor.

MUT Module under test.

PACKAGING EFFICIENCY A measure of the chip density in a given MCM to achieve its specific function: packaging efficiency is a ratio of the total area for active silicon or GaAs, etc., to the total active area of MCM packaging.

PACKAGING A generic, inclusive term to describe the technologies and processes of interconnecting, powering, cooling, handling, and protecting semiconductor chips.

PARADIGM A popular term used extensively in the test business to denote an exceptionally clear or typical example of how similar things compare to each other: also, an original pattern or model representation from which similar copies are made.

PORT Any aperture, intended or otherwise in a device, module, or circuit through which electromagnetic energy can pass; i.e., for discrete conductors or wires, a port is a wire pair in which the current in one wire equals the current out of the other; for microwave waveguides, a port may be simply a hole or slot.

PROGNOSTIC MAINTENANCE A maintenance methodology in which otherwise good components are selectively replaced on a suitable time scale based on predictions of their expected failure.

RETOKE Retest OKs is a transient (or "intermittent") fault event observed in field operation that passes retest OK in a benign lab or maintenance environment.

RISC Reduced instruction set for computing; a programming method of achieving higher processing speeds in a digital computer.

SCALAR SUSCEPTIBILITY Undesired responses at any admissible port of an MCM caused by an unintended electromagnetic source that is "wire" connected or "field coupled" into the same port.

SCAN DESIGN A design capability to generate, input, and shift arbitrary test bit patterns into and out of sequential circuits, and to observe all the subsequent states in the output response.

SILICON OVERHEAD The chip real estate needed to accommodate the extra gates or cells for embedded test diagnostics: technology sensitive; i.e., four to six gates per IC pin which for VLSI is about 10-15% of contemporary chip designs.

SRU Subassembly repair unit.

STRUCTURED DESIGN-FOR-TEST Generic methods and testability designs for solving the testability problem for a global class of functional circuits.

STUCK-AT-ZERO or STUCK-AT-ONE A binary fault coverage common in digital circuitry where a wire or pin goes to its intended logic level on command, but remains there when not intended.

SUT System under test (see XUT).

TAB Tape automated bonding is a method of handling and mounting prepackaged semiconductor chips onto MCM substrates.

TEST VERTICALITY In any given architecture, diagnostic testing which flows on paths that go up or down the system hierarchy.

TESTABILITY A quantitative measure or metric of how easily tests are performed or how cost-effective it is to perform testing.

TM Test maintenance; usually with built-in test busses.

TSMD Time Stress Measurement Device developed by Rome Laboratory that provides a temporal profile (data) of selected environmental stress levels on an electronic part during its operating history.

ULSI Ultra large scale integration: a chip fabrication process where feature size is typically submicron (< 0.5 micron).

UNACCEPTABLE RESPONSE An interference response of a system or circuit at a specified port that is user defined as critical, where a performance parameter is caused to deviate from or be outside its desired specification or design envelope.

UUT Unit under test (see XUT).

VALIDATION Empirical and analytical demonstrations that show the design of an item meets its intended performance requirements or specs: intended performance requirements or specs are the design baselines achieved by the designer - design validation confirms its compliance with requirements.

VALUE ADDED Incremental increases in value of a product as it passes through successful levels of test: each additional level or iteration of testing adds its own testing costs to the total accumulated value of the unit.

VALUE ROLL-UP See Value added.

VAPORWARE As used in the same context of hardware, software, or firmware, "vaporware" refers to a kind of fictional "ware" that only exists in the spoken words used to describe it.

VECTOR SUSCEPTIBILITY Undesired responses at any admissible port of a multiport MCM caused by an unintended electromagnetic source that is "wire" connected or "field coupled" into the same port or into any other port on the victim MCM.

VERIFICATION Empirical and analytical demonstrations that show the given design of an item was realized or fabricated without assembly errors: design verification confirms its compliance with parts assembly.

VLSI Very large scale integration: a chip fabrication process where feature size is typically less than 1 micron.

VULNERABILITY The characteristics of a system or circuit in a specific EM environment where port susceptibility levels are exceeded to levels that cause unrecoverable damage.

WALKING PATTERN A simple test vector that is made up of an alternating sequence of ones and zeros which are shifting into and out of a boundary scan, shift register: often used in scan testing of digital ICs in a sequential machine by making the machine under test essentially combinational.

WSI Wafer scale integration is the fabrication process of implementing and packaging circuit functions on entire wafers without dicing into chips.

XMOD Cross Modulation is a waveform distortion, nonlinear effect due to an electromagnetic environment in which modulation on an interferer signal mixes with the desired signal; a scalar effect with both waveforms at the intended input port of the victim.

XUT Generic item "X under test" where X = Circuit, Unit, Module, Equipment, System, Device, or any other test article.

***MISSION
OF
ROME LABORATORY***

Mission. The mission of Rome Laboratory is to advance the science and technologies of command, control, communications and intelligence and to transition them into systems to meet customer needs. To achieve this, Rome Lab:

- a. Conducts vigorous research, development and test programs in all applicable technologies;
- b. Transitions technology to current and future systems to improve operational capability, readiness, and supportability;
- c. Provides a full range of technical support to Air Force Materiel Command product centers and other Air Force organizations;
- d. Promotes transfer of technology to the private sector;
- e. Maintains leading edge technological expertise in the areas of surveillance, communications, command and control, intelligence, reliability science, electro-magnetic technology, photonics, signal processing, and computational science.

The thrust areas of technical competence include: Surveillance, Communications, Command and Control, Intelligence, Signal Processing, Computer Science and Technology, Electromagnetic Technology, Photonics and Reliability Sciences.